RENESAS

RL78/L12

RENESAS MCU

Datasheet

R01DS0157EJ0210 Rev.2.10 Sep 30, 2016 µA for RTC + LVD).

Integrated LCD controller/driver, True Low Power Platform (as low as 62.5 µA/MHz, and 0.64 µA for RTC + LVD), 1.6 V to 5.5 V operation, 8 to 32 Kbyte Flash, 31 DMIPS at 24 MHz, for All LCD Based Applications

1. OUTLINE

1.1 Features

Ultra-Low Power Technology

- 1.6 V to 5.5 V operation from a single supply
- Stop (RAM retained): 0.23 μA, (LVD enabled): 0.31 μA
- Halt (RTC + LVD): 0.64 μA
- Supports snooze
- Operating: 62.5 µA/MHz
- LCD operating current (Capacitor split method): 0.12 μA
- LCD operating current (Internal voltage boost method): 0.63 μA (V_{DD} = 3.0 V)

16-bit RL78 CPU Core

- Delivers 31 DMIPS at maximum operating frequency of 24 MHz
- Instruction Execution: 86% of instructions can be executed in 1 to 2 clock cycles
- CISC Architecture (Harvard) with 3-stage pipeline
- Multiply Signed & Unsigned: 16 x 16 to 32-bit result in 1 clock cycle
- MAC: 16 x 16 to 32-bit result in 2 clock cycles
- 16-bit barrel shifter for shift & rotate in 1 clock cycle
- 1-wire on-chip debug function

Code Flash Memory

- Density: 8 KB to 32 KB
- Block size: 1 KB
- On-chip single voltage flash memory with protection from block erase/writing
- Self-programming with flash shield window function

Data Flash Memory

- Data flash with background operation
- Data flash size: 2 KB size
- Erase cycles: 1 Million (typ.)
- Erase/programming voltage: 1.8 V to 5.5 V

RAM

- 1 KB and 1.5 KB size options
- Supports operands or instructions
- Back-up retention in all modes

High-speed On-chip Oscillator

- 24 MHz with +/- 1% accuracy over voltage (1.8 V to 5.5 V) and temperature (-20°C to 85°C)
- Pre-configured settings: 24 MHz, 16 MHz, 12 MHz, 8 MHz, 6 MHz, 4 MHz, 3 MHz, 2 MHz & 1 MHz

Reset and Supply Management

- Power-on reset (POR) monitor/generator
- Low voltage detection (LVD) with 14 setting options (Interrupt and/or reset function)

LCD Controller/Driver

- Up to 35 seg x 8 com or 39 seg x 4 com
- Supports capacitor split method, internal voltage boost method and resistance division method
- Supports waveform types A and B
- Supports LCD contrast adjustment (16 steps)
- Supports LCD blinking

Direct Memory Access (DMA) Controller

- Up to 2 fully programmable channels
- Transfer unit: 8- or 16-bit

Multiple Communication Interfaces

- Up to $1 \times I^2C$ multi-master
- Up to 2 × CSI/SPI (7-, 8-bit)
- Up to $1 \times \text{UART}$ (7-, 8-, 9-bit)
- \bullet Up to $1 \times LIN$

Extended-Function Timers

- Multi-function 16-bit timers: Up to 8 channels
- Real-time clock (RTC): 1 channel (full calendar and alarm function with watch correction function)
- Interval Timer: 12-bit, 1 channel
- 15 kHz watchdog timer: 1 channel (window function)

Rich Analog

- ADC: Up to 10 channels, 10-bit resolution, 2.1 μs conversion time
- Supports 1.6 V
- Internal reference voltage (1.45 V)
- On-chip temperature sensor

Safety Features (IEC or UL 60730 compliance)

- Flash memory CRC calculation
- RAM parity error check
- RAM write protection
- SFR write protection
- · Illegal memory access detection
- Clock frequency detection
- ADC self-test

General Purpose I/O

- 5V tolerant, high-current (up to 20 mA per pin)
- Open-Drain, Internal Pull-up support

Operating Ambient Temperature

- TA: -40 °C to +85 °C (A: Consumer applications)
- TA: -40 °C to +105 °C (G: Industrial applications)

Package Type and Pin Count

From 7mm x 7mm to 12mm x 12mm QFP: 32, 44, 48, 52, 64



O ROM, RAM capacities

Flash ROM	Data flash	RAM			RL78/L12		
			32 pins	44 pins	48 pins	52 pins	64 pins
32 KB	2 KB	1.5 KB ^{Note}	R5F10RBC	R5F10RFC	R5F10RGC	R5F10RJC	R5F10RLC
16 KB		1 KB ^{Note}		R5F10RFA	R5F10RGA	R5F10RJA	R5F10RLA
8KB	2 KB	1 KB ^{Note}	R5F10RB8	R5F10RF8	R5F10RG8	R5F10RJ8	-

Note In the case of the 1 KB, and 1.5 KB, this is 630 bytes when the self-programming function and data flash function is used.

Remark The functions mounted depend on the product. See 1.6 Outline of Functions.



1.2 List of Part Numbers




Figure 1-1 Part Number, Memory Size, and Package of RL78/L12



Pin count	Package	Fields of	Part Number
		Application Note	
32 pins	32-pin plastic LQFP (7 \times 7)	А	R5F10RB8AFP, R5F10RBAAFP, R5F10RBCAFP
		G	R5F10RB8GFP, R5F10RBAGFP, R5F10RBCGFP
44 pins	44-pin plastic LQFP (10×10)	А	R5F10RF8AFP, R5F10RFAAFP, R5F10RFCAFP
		G	R5F10RF8GFP, R5F10RFAGFP, R5F10RFCGFP
48 pins	48-pin plastic LQFP (fine pitch)	А	R5F10RG8AFB, R5F10RGAAFB, R5F10RGCAFB
	(7 × 7)	G	R5F10RG8GFB, R5F10RGAGFB, R5F10RGCGFB
52 pins	52-pin plastic LQFP (10×10)	А	R5F10RJ8AFA, R5F10RJAAFA, R5F10RJCAFA
		G	R5F10RJ8GFA, R5F10RJAGFA, R5F10RJCGFA
64 pins	64-pin plastic WQFN (8×8)	А	R5F10RLAANB, R5F10RLCANB
		G	R5F10RLAGNB, R5F10RLCGNB
	64-pin plastic LQFP (fine pitch)	А	R5F10RLAAFB, R5F10RLCAFB
	(10 × 10)	G	R5F10RLAGFB, R5F10RLCGFB
	64-pin plastic LQFP (12×12)	А	R5F10RLAAFA, R5F10RLCAFA
		G	R5F10RLAGFA, R5F10RLCGFA

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/L12.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.




1.3 Pin Configuration (Top View)

1.3.1 32-pin products

• 32-pin plastic LQFP (7 × 7)

<R>



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see **1.4 Pin Identification**.


2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).



1.3.2 44-pin products

• 44-pin plastic LQFP (10 × 10)





Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).


- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).



1.3.3 48-pin products

• 48-pin plastic LQFP (fine pitch) (7 × 7)





Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).


Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.3.4 52-pin products

• 52-pin plastic LQFP (10 × 10)





Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).


Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.3.5 64-pin products

• 64-pin plastic WQFN (8 × 8)

<R>



Cautions 1. Make EVss pin the same potential as Vss pin.


- 2. Make VDD pin the same potential as EVDD pin.
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD} pins and connect the V_{SS} and EV_{SS} pins to separate ground lines.
- **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

- 64-pin plastic LQFP (fine pitch) (10×10)
- 64-pin plastic LQFP (12 × 12)

<R>



Cautions 1. Make EVss pin the same potential as Vss pin.

- 2. Make VDD pin the same potential as EVDD pin.
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).
- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD} pins and connect the V_{SS} and EV_{SS} pins to separate ground lines.
 - **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).


1.4 Pin Identification

ANI0, ANI1,		P130, P137:	Port 13
ANI16 to ANI23:	Analog Input	P140 to P147:	Port 14
AVREFM:	Analog Reference	PCLBUZ0, PCLBUZ1:	Programmable Clock
	Voltage Minus		Output/Buzzer Output
AVREFP:	Analog Reference	REGC:	Regulator Capacitance
	Voltage Plus	RESET:	Reset
CAPH, CAPL:	Capacitor for LCD	RTC1HZ:	Real-time Clock Correction Clock
COM0 to COM7,			(1 Hz) Output
EVDD:	Power Supply for Port	RxD0:	Receive Data
EVss:	Ground for Port	SCK00, SCK01:	Serial Clock Input/Output
EXCLK:	External Clock Input	SCLA0:	Serial Clock Input/Output
	(Main System Clock)	SDAA0:	Serial Data Input/Output
EXCLKS:	External Clock Input	SEG0 to SEG38:	LCD Segment Output
	(Subsystem Clock)	SI00, SI01:	Serial Data Input
INTP0 to INTP7:	Interrupt Request From	SO00, SO01:	Serial Data Output
	Peripheral	TI00 to TI07:	Timer Input
KR0 to KR3:	Key Return	TO00 to TO07:	Timer Output
P10 to P17:	Port 1	TOOL0:	Data Input/Output for Tool
P20, P21:	Port 2	TOOLRxD, TOOLTxD:	Data Input/Output for External Device
P30 to P32:	Port 3	TxD0:	Transmit Data
P40 to P43:	Port 4	VDD:	Power Supply
P50 to P54:	Port 5	VL1 to VL4:	LCD Power Supply
P60, P61:	Port 6	Vss:	Ground
P70 to P74:	Port 7	X1, X2:	Crystal Oscillator (Main System Clock)
P120 to P127:	Port 12	XT1, XT2:	Crystal Oscillator (Subsystem Clock)



1.5 Block Diagram


1.5.1 32-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)




1.5.2 44-pin products




Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

1.5.3 48-pin products




Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

1.5.4 52-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

1.5.5 64-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)



1.6 Outline of Functions

RL78/L12

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

	Item	32-pin	44-pin	48-pin	52-pin	64-pin
		R5F10RBx	R5F10RFx	R5F10RGx	R5F10RJx	R5F10RLx
Code flash memory (KB)		8 to 32	8 to 32	8 to 32	8 to 32	16. 32
	memory (KB)	2	2	2	2	2
RAM (KB)	,	1, 1.5 ^{Note 1}	1, 1.5 ^{Note 1}	1, 1.5 ^{Note 1}	1, 1.5 ^{Note 1}	1, 1.5 ^{Note 1}
Memory s		1 MB	1, 1.0	1, 1.0	1, 1.0	1, 1.0
Main system clock	High-speed system clock	HS (high-speed HS (high-speed LS (low-speed	amic) oscillation, d main) operation d main) operation main) operation: e main) operation	: 1 to 20 MHz (V : 1 to 16 MHz (V 1 to 8 MHz (VDD	DD = 2.7 to 5.5 V DD = 2.4 to 5.5 V = 1.8 to 5.5 V),),
	High-speed on-chip oscillator clock	HS (high-speed LS (low-speed	d main) operation d main) operation main) operation: e main) operation	: 1 to 16 MHz (V 1 to 8 MHz (V _{DD}	^{DD} = 2.4 to 5.5 V = 1.8 to 5.5 V),	,.
Subsyster	n clock	_		cillation , external (P.): V _{DD} = 1.6 to	subsystem clock 5.5 V	input (EXCLKS
Low-spee	d on-chip oscillator clock	Internal oscillat 15 kHz (TYP.):	ion V _{DD} = 1.6 to 5.5	V		
General-p	urpose register	8 bits \times 32 regis	sters (8 bits $ imes$ 8 r	egisters $ imes$ 4 bank	(s)	
Minimum	instruction execution time	0.04167 μ s (High-speed on-chip oscillator clock: f _H = 24 MHz operation)				
		0.05 <i>μ</i> s (High-s	peed system clo	ck: f _{MX} = 20 MHz	operation)	
		30.5 <i>µ</i> s (Subsy	stem clock: fsuB =	= 32.768 kHz ope	eration)	
Instructior	set	Multiplication	ubtractor/logical α (8 bits × 8 bits) el shift, and bit ma	· 、	,	Boolean
	ber of I/O port pins and ated to drive an LCD	28	40	44	48	58
I/O port	Total	20	29	33	37	47
	CMOS I/O	15	22	26	30	39
	CMOS input	3	5	5	5	5
	CMOS output	_	_	_	_	1
	N-ch open-drain I/O (EV _{DD} tolerance)	2	2	2	2),),), input (EXCLKS eration) Boolean 58 47 58 47 39 5 1 1 2 1 1 2 11 ternal resistant
Pins d	edicated to drive an LCD	8	11	11	11	11
LCD contr	oller/driver	-	boosting metho are switchable.	d, capacitor split	method, and ext	
	Segment signal output	13	22 (18) Note 2	26 (22) Note 2	30 (26) Note 2	39 (35) Note 2
	Segment signal output	10	(,		Note 2	00 (00)

Notes 1. In the case of the 1 KB, and 1.5 KB, this is 630 bytes when the self-programming function and data flash function is used.

2. The values in parentheses are the number of signal outputs when 8 com is used.

	Item	32-pin	44-pin	48-pin	52-pin	64-pin	
		R5F10RBx	R5F10RFx	R5F10RGx	R5F10RJx	R5F10RLx	
Timer	16-bit timer	8 channels	8 channels	(with 1 channel r	emote control out	put function)	
-	Watchdog timer			1 channel			
-	Real-time clock (RTC)			1 channel			
-	12-bit interval timer (IT)			1 channel	R5F10RJx R5F10R emote control output function emote control output function 8 channels (PWM outputs: 7 32.768 kHz or) 9 Hz, 5 MHz, 10 MHz Hz, 5 MHz, 10 MHz Hz, 8.192 kHz, 16.384 kHz, 0 10 channels 10 channel 1 channel 1 channel 23 23 7 9		
	Timer output	4 channels (PWM outputs: 3 ^{Note 1})	5 channels (PWM outputs: 4 ^{Note 1})	6 channels (PWM outputs: 5 ^{Note 1})	8 channels (PWM	1 outputs: 7 ^{Note 1}	
	RTC output	-	1 • 1 Hz (subsys	tem clock: fsub =	32.768 kHz or)		
Clock output/b	ouzzer output	1			2		
		(Main system • 256 Hz, 512 32.768 kHz	n clock: f _{MAIN} = 20 Hz, 1.024 kHz, 2	0 MHz operation) .048 kHz, 4.096	kHz, 8.192 kHz, 1		
(Subsystem clock: fsub = 32.768 kHz operation) 8/10-bit resolution A/D converter 4 channels 7 channels 9 channels 10 channels 10 ch Serial interface • CSI: 2 channel/UART (LIN-bus supported): 1 channel				10 channels			
		CSI: 2 chann	el/UART (LIN-bu	s supported): 1 c	hannel		
I ² C bus	-	1 channel	1 channel	1 channel		1 channel	
Multiplier and accumulator	divider/multiply-	 16 bits × 16 bits = 32 bits (Unsigned or signed) 32 bits ÷ 32 bits = 32 bits (Unsigned) 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) 					
DMA controlle	er	2 channels	Γ		1		
Vectored inter	rrupt Internal	23	23	23	23	23	
sources	External	4	6	7	7	9	
Key interrupt				4			
Reset		 Internal reset Internal reset Internal reset Internal reset 	by watchdog tim by power-on-res by voltage detect	set ctor ction execution [№] rror	te 2		
Power-on-reset circuit		Power-on-rese	et: 1.51 ±0.04	V			
• Power-down-reset: 1.50 ±0.04 V Voltage detector • Rising edge : 1.67 V to 4.06 V (14 stages)				(14 stages) (14 stages)			
Voltage detec					-		
On-chip debu	g function	Provided					
	0	Provided V _{DD} = 1.6 to 5.5	V				

Notes 1. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves).

 The illegal instruction is generated when instruction code FFH is executed. Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

2. ELECTRICAL SPECIFICATIONS (A, G: $T_A = -40$ to $+85^{\circ}$ C)

This chapter describes the electrical specifications for the products "A: Consumer applications ($T_A = -40$ to $+85^{\circ}$ C)" and "G: Industrial applications (with $T_A = -40$ to $+85^{\circ}$ C)".

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. With products not provided with an EVDD, or EVSS pin, replace EVDD with VDD, or replace EVSS with VSS.



(1/3)

2.1 Absolute Maximum Ratings

	i i tatiligo (i	1 1 1 1		(1/3)
Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd	V _{DD} = EV _{DD}	-0.5 to +6.5	V
	EVDD	V _{DD} = EV _{DD}	-0.5 to +6.5	V
	EVss		-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V_DD + $0.3^{\text{Note 1}}$	V
P70 to V12 P60, P6 V13 P20, P2 EXCLK P10 to	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127,P140 to P147	-0.3 to EV_{DD} +0.3 and -0.3 to V_{DD} + $0.3^{\text{Note 2}}$	V	
	V ₁₂	P60, P61 (N-ch open-drain) -0.3 to EV _{DD} +0.3 and -0.3 to V _{DD} + 0.3 ^{Note 2}		
	Vı3	P20, P21, P121 to P124, P137, EXCLK, EXCLKS, RESET	-0.3 to V _{DD} + 0.3 ^{Note 2}	V
Output voltage	V ₀₁	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147	and -0.3 to $V_{DD} + 0.3^{Note 1}$ -0.3 to $EV_{DD} + 0.3$ and -0.3 to $V_{DD} + 0.3^{Note 2}$ -0.3 to $EV_{DD} + 0.3$ and -0.3 to $V_{DD} + 0.3^{Note 2}$ -0.3 to $V_{DD} + 0.3^{Note 2}$ -0.3 to $EV_{DD} + 0.3$ and -0.3 to $V_{DD} + 0.3^{Note 2}$ -0.3 to $V_{DD} + 0.3^{Note 2}$ -0.3 to $V_{DD} + 0.3^{Note 2}$ -0.3 to $EV_{DD} + 0.3$ and -0.3 to $AV_{REF(+)} + 0.3$ Notes 2, 3	V
	V ₀₂	P20, P21	-0.3 to V _{DD} + 0.3 ^{Note 2}	V
Analog input voltage	Vo2 P20, P21 -0.3 to V_{DD} + 0.3 ^{Note 2} Itage VAI1 ANI16 to ANI23 -0.3 to EV_{DD} + 0.3 and -0.3 to AV_{REF(+)} + 0.3		-0.3 to AV _{REF} (+) + 0.3	V
	Vai2	ANIO, ANI1	-0.3 to V _{DD} + 0.3 and -0.3 to AV _{REF} (+) + 0.3 Notes 2, 3	V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - **2.** Must be 6.5 V or lower.
 - 3. Do not exceed $AV_{REF(+)}$ + 0.3 V in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - **2.** AV_{REF(+)}: + side reference voltage of the A/D converter.
 - 3. Vss : Reference voltage



(2/3)

Absolute Maximum Ratings (T_A = 25°C)

					•
Parameter	Symbols		Conditions	Ratings	Unit
LCD voltage	VL1	V₋ı voltage ^{Note 1}	VL1 voltage ^{Note 1}		V
	VL2	VL2 voltage ^{Note 1}		–0.3 to VL4 + 0.3 $^{\text{Note 2}}$	V
	VL3	VL3 voltage ^{Note 1}		–0.3 to V_{L4} + 0.3 $^{\text{Note 2}}$	V
	VL4	VL4 voltage ^{Note 1}		–0.3 to +6.5	V
	VLCAP	CAPL, CAPH vol	tage ^{Note 1}	–0.3 to VL4 + 0.3 $^{\text{Note 2}}$	V
	Vlout	COM0 to COM7, SEG0 to	External resistance division method	-0.3 to V _{DD} + 0.3 ^{Note 2}	V V
		SEG38,	Capacitor split method	-0.3 to V _{DD} + 0.3 ^{Note 2}	
		output voltage	Internal voltage boosting method	–0.3 to VL4 + 0.3 $^{\text{Note 2}}$	

Notes 1. This value only indicates the absolute maximum ratings when applying voltage to the VL1, VL2, VL3, and VL4 pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to Vss via a capacitor (0.47 μ F ± 30%) and connect a capacitor (0.47 μ F ± 30%) between the CAPL and CAPH pins.

- 2. Must be 6.5 V or lower.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Vss : Reference voltage



temperature

Storage temperature

Tstg

-65 to +150

°C

(3/3)

Absolute Maximum Ratings (T_A = 25°C)

	in Katings (IA – 20 0)			(0/0
Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147	-40	mA
		Total of all pins –170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	-70	mA
			P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125 to P127	-100	mA
	Іон2	Per pin	P20, P21	-0.5	mA
		Total of all pins		–1	mA
Output current, low	lol1	Per pin P20, P21 Total of all pins P10 to P17, P30 to P Per pin P10 to P43, P50 to P P61, P70 to P74, P1 P125 to P127, P130 P140 to P147 P140 to P147	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147	40	mA
		Total of all pins 170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	70	mA
			P15 to P17, P30 to P32, P50 to P54, P60, P61, P70 to P74, P125 to P127	100	mA
	IOL2	Per pin	P20, P21	1	mA
		Total of all pins		2	mA
Operating ambient	Та	In normal operation	ion mode	-40 to +85	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

In flash memory programming mode



2.2 Oscillator Characteristics

2.2.1 X1, XT1 oscillator characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency $(f_X)^{Note}$	Ceramic resonator/ crystal resonator	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1.0		20.0	MHz
		$2.4 \text{ V} \leq V_{\text{DD}} \leq 2.7 \text{ V}$	1.0		16.0	MHz
		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$	1.0		8.0	MHz
		$1.6 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}$	1.0		4.0	MHz
XT1 clock oscillation frequency (f _{XT}) ^{Note}	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to **2.4 AC Characteristics** for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

2.2.2 On-chip oscillator characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

· · ·							
Oscillators	Parameters		Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency ^{Notes 1, 2}	fін			1		24	MHz
High-speed on-chip oscillator		–20 to +85°C	$1.8~V \le V_{\text{DD}} \le 5.5~V$	-1		+1	%
clock frequency accuracy			$1.6~V \leq V_{\text{DD}} < 1.8~V$	-5		+5	%
		–40 to –20°C	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	-1.5		+1.5	%
			$1.6~V \leq V_{\text{DD}} < 1.8~V$	-1.5 +1.5 -5.5 +5.5	%		
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to 2.4 AC Characteristics for instruction execution time.

2.3 DC Characteristics

2.3.1 Pin characteristics

(TA = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

(1/5)

	· · , ·		,	,		-		(110
Items	Symbol		Conditions	MIN.	TYP.	MAX.	Unit	
Output current, high ^{Note 1}	Іон1	Per pin for P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147					-10.0 Note 2	mA
		Total of P10) to P14, P40 to P43, P120,	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$			-40.0	mA
		P130, P140		$2.7~V \leq EV_{\text{DD}} < 4.0~V$			-8.0	mA
		(when duty	= 70% ^{Note 3})	$1.8~V \leq EV_{\text{DD}} < 2.7~V$			-4.0	mA
				$1.6~V \leq EV_{\text{DD}} < 1.8~V$			-2.0	mA
		Total of P15 to P17, P30 to P32,		$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$			-60.0	mA
		P50 to P54, P70 to P74, P125 to P127	$2.7~V \leq EV_{\text{DD}} < 4.0~V$			-15.0	mA	
		(When duty = 70% ^{Note 3})		$1.8~V \leq EV_{\text{DD}} < 2.7~V$			-8.0	mA
				$1.6~V \leq EV_{\text{DD}} < 1.8~V$			-4.0	mA
		Total of all pins (When duty = 70% ^{Note 3})					-100.0	mA
	Іон2	P20, P21 Per pin					-0.1	mA
			Total of all pins	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			-0.2	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the V_{DD} and EV_{DD} pins to an output pin.

- 2. Do not exceed the total current value.
- **3.** Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IOH × 0.7)/(n × 0.01)
- <Example> Where n = 80% and $I_{OH} = -40.0$ mA

Total output current of pins = $(-40.0 \times 0.7)/(80 \times 0.01) \approx -35.0$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P10, P12, P15, and P17 do not output high level in N-ch open-drain mode.



Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Output current, Iow ^{Note 1}	Iol1		P10 to P17, P30 to P32, F 4, P70 to P74, P120, P125 147			20.0 Note 2	mA	
		Per pin for	P60, P61			15.0 Note 2	mA	
		Total of P1	0 to P14, P40 to P43,	$4.0~V \le EV_{\text{DD}} \le 5.5~V$			70.0	mA
			0, P140 to P147	$2.7~V \leq EV_{\text{DD}} < 4.0~V$			15.0	mA
		(when dut	y = 70% ^{Note 3})	$1.8 \text{ V} \le \text{EV}_{\text{DD}} < 2.7 \text{ V}$			9.0	mA
				$1.6~V \leq EV_{\text{DD}} < 1.8~V$			4.5	mA
		Total of P1	5 to P17, P30 to P32,	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$			80.0	mA
			4, P60, P61, P70 to P74,	$2.7~V \leq EV_{\text{DD}} < 4.0~V$			35.0	mA
		P125 to P1 (When dut	y = 70% ^{Note 3})	$1.8~V \leq EV_{\text{DD}} < 2.7~V$			20.0	mA
		(,,	$1.6~V \leq EV_{\text{DD}} < 1.8~V$			10.0	mA
		Total of all (When dut	pins y = 70% ^{Note 3})				150.0	mA
	IOL2	P20, P21	Per pin				0.4	mA
			Total of all pins	$1.6~V \le V_{\text{DD}} \le 5.5~V$			0.8	mA

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS}} = 0 \text{ V})$



- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from the V_{DD} and EV_{DD} pins to an output pin.
 - 2. Do not exceed the total current value.
 - **3.** Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and IoL = 70.0 mA

Total output current of pins = $(70.0 \times 0.7)/(80 \times 0.01) \approx 61.25$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.



•	,	,	,				•
Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0.8EVDD		EVdd	V
			TTL input buffer $4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$	2.2		EVDD	V
			TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$	2.0		EVDD	V
			TTL input buffer 1.6 V \leq EV _{DD} $<$ 3.3 V	1.50		EVDD	V
	Vінз	P20, P21	0.7V _{DD}		VDD	V	
	VIH4	P60, P61	0.7EVDD		EVDD	V	
	VIH5	P121 to P124, P137, EXCLK, EXCLK	0.8V _{DD}		VDD	V	
Input voltage, Iow	VIL1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0		0.2EVDD	V
	VIL2	P10, P11, P15, P16	TTL input buffer 4.0 V \leq EV _{DD} \leq 5.5 V	0		0.8	V
			TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$	0		0.5	V
			TTL input buffer 1.6 V \leq EV _{DD} $<$ 3.3 V	0		0.32	V
	VIL3	P20, P21	0		0.3Vdd	V	
	VIL4	P60, P61		0		0.3EV _{DD}	V
	VIL5	P121 to P124, P137, EXCLK, EXCLK	0		0.2VDD	V	

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS} = 0 \text{ V})$



Caution The maximum value of VIH of P10, P12, P15, P17 is EVDD, even in the N-ch open-drain mode.



(4/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120,	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -10 \ mA \end{array}$	EVDD-1.5			V
		ld 2	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -3.0 \ mA \end{array}$	EVDD-0.7			V
			$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OH1}} = -2.0 \ \text{mA} \end{array}$	EVDD-0.6			V
			$\begin{array}{l} 1.8 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -1.5 \ mA \end{array}$	EVDD-0.5			V
			$\label{eq:logit} \begin{array}{l} 1.6 \mbox{ V} \leq EV_{\mbox{DD}} \leq 5.5 \mbox{ V}, \\ I_{\mbox{OH1}} = -1.0 \mbox{ mA} \end{array}$	EVDD-0.5			V
	V _{OH2}	P20, P21	1.6 V \leq V _{DD} \leq 5.5 V, I _{OH2} = -100 μ A	VDD-0.5			V
Output voltage, low	VoL1 P10 to P17, P30 to P32, P40 to P43 P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120,	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 20 \ mA \end{array} \end{array} \label{eq:eq:entropy}$			1.3	V
			$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \end{array} \label{eq:eq:entropy}$			0.7	V
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \end{array} \label{eq:DD}$			0.6	V	
			$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$ $I_{\text{OL1}} = 1.5 \text{ mA}$			0.4	V
			$eq:local_$			0.4	V
			$1.6 \text{ V} \le \text{EV}_{\text{DD}} < 5.5 \text{ V},$ Iol1 = 0.3 mA			0.4	V
	Vol2	P20, P21	$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ Iol2 = 400 μ A			0.4	V
		$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 15.0 \ mA \end{array} \end{array} \label{eq:eq:entropy}$			2.0	V	
			$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 5.0 \ mA \end{array}$			0.4	V
			$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OL3}} = 3.0 \ \text{mA} \end{array}$			0.4	V
		$1.8 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$ $I_{\text{OL3}} = 2.0 \text{ mA}$			0.4	V	
			$1.6 \text{ V} \le \text{EV}_{\text{DD}} < 5.5 \text{ V},$ lol3 = 1.0 mA			0.4	V

Caution P10, P12, P15, P17 do not output high level in N-ch open-drain mode.

	, ,							(0/0
Items	Symbol	Conditio	ons		MIN.	TYP.	MAX.	Unit
Input leakage current, high	ILIH1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147	VI = EV _{DD}				1	μA
	ILIH2	P20, P21, P137, RESET	VI = VDD				1	μA
	Ілнз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = VDD	In input port or external clock input			1	μA
				In resonator connection			10	μA
Input leakage current, low	ILIL1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147	Vi = EVss				-1	μA
	ILIL2	P20, P21, P137, RESET	VI = VSS				-1	μA
	Ilili3	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = VSS	In input port or external clock input			-1	μA
				In resonator connection			-10	μA
On-chip pll-up	Ruı	VI = EVss	SEGxx po	SEGxx port				
resistance			$2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}$		10	20	100	kΩ
				$1.6 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} < 2.4 \text{ V}$		30	100	kΩ
	Ru2			Ports other than above (Except for P60, P61, and		20	100	kΩ

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

(5/5)



2.3.2 Supply current characteristics

(TA = -40 to $+85^{\circ}$ C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = 0 V)

(1/3)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply IDD1	Operating	HS (high-	f _{IH} = 24 MHz ^{Note 3}	Basic	V _{DD} = 5.0 V		1.5		mA	
current		mode	speed main)		operation	V _{DD} = 3.0 V		1.5		mA
Note 1			mode ^{Note 5}		Normal	V _{DD} = 5.0 V		3.3	5.0	mA
					operation	V _{DD} = 3.0 V		3.3	5.0	mA
				f⊪ = 16 MHz ^{Note 3}	Normal	V _{DD} = 5.0 V		2.5	3.7	mA
					operation	V _{DD} = 3.0 V		2.5	3.7	mA
			LS (low-speed	file = 8 MHz ^{Note 3}	Normal	V _{DD} = 3.0 V		1.2	1.8	mA
			main) mode ^{Note}		operation	V _{DD} = 2.0 V		1.2	1.8	mA
			LV (low-	f _{IH} = 4 MHz ^{Note 3}	Normal	V _{DD} = 3.0 V		1.2	1.7	mA
			voltage main) mode ^{Note 5}		operation	V _{DD} = 2.0 V		1.2	1.7	mA
			HS (high-	f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		2.8	4.4	mA
			speed main) mode ^{Note 5}	V _{DD} = 5.0 V	operation	Resonator connection		3.0	4.6	mA
			mode	f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		2.8	4.4	mA
				V _{DD} = 3.0 V	operation	Resonator connection		3.0	4.6	mA
				f _{MX} = 10 MHz ^{Note 2} ,	Normal	Square wave input		1.8	2.6	mA
				V _{DD} = 5.0 V	operation	Resonator connection		1.8	2.6	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		1.8	2.6	mA
				V _{DD} = 3.0 V	operation	Resonator connection		1.8	2.6	mA
			LS (low-speed main) mode ^{Note} 5	f _{MX} = 8 MHz ^{Note 2} ,	Normal operation Normal	Square wave input		1.1	1.7	mA
				V _{DD} = 3.0 V		Resonator connection		1.1	1.7	mA
				f _{MX} = 8 MHz ^{Note 2} ,		Square wave input		1.1	1.7	mA
				V _{DD} = 2.0 V	operation	Resonator connection		1.1	1.7	mA
			Subsystem	f _{SUB} = 32.768 kHz ^{Note}	Normal	Square wave input		3.5	4.9	μA
			clock operation	⁴ T _A = −40°C	operation	Resonator connection		3.6	5.0	μA
				f _{SUB} = 32.768 kHz ^{Note}	Normal	Square wave input		3.6	4.9	μA
				⁴ T _A = +25°C	operation	Resonator connection		3.7	5.0	μA
				fsuв = 32.768 kHz ^{Note}	Normal	Square wave input		3.7	5.5	μA
				₄ T _A = +50°C	operation	Resonator connection		3.8	5.6	μA
				f _{SUB} = 32.768 kHz ^{Note}	Normal	Square wave input		3.8	6.3	μA
				₄ T _A = +70°C	operation	Resonator connection		3.9	6.4	μA
				fsuв = 32.768 kHz ^{Note}	Normal	Square wave input		4.1	7.7	μA
				4	operation	Resonator connection		4.2	7.8	μA
				T _A = +85°C						

(Notes and Remarks are listed on the next page.)



- **Notes 1.** Total current flowing into V_{DD} and EV_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD} or Vss, EVss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, watchdog timer, and LCD controller/driver.
 - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \text{ V} \le V_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 24 MHz

 $2.4~V \le V_{DD} \le 5.5~V @1~MHz~to~16~MHz$ LS (low-speed main) mode: $1.8~V \le V_{DD} \le 5.5~V @1~MHz~to~8~MHz$

- LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}_{\odot} 1 \text{ MHz}$ to 4 MHz
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT	HS (high-	f⊪ = 24 MHz ^{Note 4}	V _{DD} = 5.0 V		0.44	1.28	mA
Current	Current Note 2 MO	mode spe	speed main) mode ^{Note 7}		V _{DD} = 3.0 V		0.44	1.28	mA
			mode	f⊪ = 16 MHz ^{Note 4}	V _{DD} = 5.0 V		0.40	1.00	mA
					V _{DD} = 3.0 V		0.40	1.00	mA
			LS (low-	f⊪ = 8 MHz ^{Note 4}	V _{DD} = 3.0 V		260	530	μA
			speed main) mode ^{Note 7}		V _{DD} = 2.0 V		260	530	μA
			LV (low-	f _{IH} = 4 MHz ^{Note 4}	V _{DD} = 3.0 V		420	640	μA
		voltage main) mode Note 7		V _{DD} = 2.0 V		420	640	μA	
		HS (high-	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.00	mA	
		speed main) mode ^{Note 7}	V _{DD} = 5.0 V	Resonator connection		0.45	1.17	mA	
			mode	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.00	mA
				V _{DD} = 3.0 V	Resonator connection		0.45	1.17	mA
				f _{MX} = 10 MHz ^{Note 3} ,	Square wave input		0.19	0.60	mA
				V _{DD} = 5.0 V	Resonator connection		0.26	0.67	mA
			f _{MX} = 10 MHz ^{Note 3} ,	Square wave input		0.19	0.60	mA	
				V _{DD} = 3.0 V	Resonator connection		0.26	0.67	mA
			LS (low- speed main) mode ^{Note 7}	f _{MX} = 8 MHz ^{Note 3} ,	Square wave input		95	330	μA
				V _{DD} = 3.0 V	Resonator connection		145	380	μA
			moue	f _{MX} = 8 MHz ^{Note 3} ,	Square wave input		95	330	μA
				V _{DD} = 2.0 V	Resonator connection		145	380	μA
			Subsystem	f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		0.31	0.57	μA
			clock	T _A = -40°C	Resonator connection		0.50	0.76	μA
			operation	fs∪в = 32.768 kHz ^{Note 5}	Square wave input		0.37	0.57	μA
				T _A = +25°C	Resonator connection		0.56	0.76	μA
				fs∪в = 32.768 kHz ^{Note 5}	Square wave input		0.46	1.17	μA
				T _A = +50°C	Resonator connection		0.65	1.36	μA
				f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		0.57	1.97	μA
				T _A = +70°C	Resonator connection		0.76	2.16	μA
				f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		0.85	3.37	μA
				T _A = +85°C	Resonator connection		1.04	3.56	μA
	DD3 ^{Note 6}	STOP	T _A = -40°C				0.17	0.50	μA
		mode Note 8	T _A = +25°C				0.23	0.50	μA
			T _A = +50°C				0.32	1.10	μA
			T _A = +70°C				0.43	1.90	μA
			T _A = +85°C				0.71	3.30	μA

(TA = -40 to +85°C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = 0 V)

(2/3)

(Notes and $\ensuremath{\textit{Remarks}}$ are listed on the next page.)

- **Notes 1.** Total current flowing into V_{DD} and EV_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD} or V_{SS}, EV_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - **3.** When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer, watchdog timer, and LCD controller/driver.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 HS (high-speed main) mode: 2.7 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 24 MHz
 - $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$ to 16 MHz
 - LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 8 MHz
 - LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 4 MHz
 - 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$									
Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit	
Low-speed on- chip oscillator operating current	IFIL Note 1					0.20		μA	
RTC operating current	IRTC Notes 1, 2, 3	fmain is stopped				0.08		μA	
12-bit interval timer current	I⊤ Notes 1, 2, 4					0.08		μA	
Watchdog timer operating current	IWDT Notes 1, 2, 5	f⊩ = 15 kHz				0.24		μA	
A/D converter operating current	IADC Notes 1, 6	When conversion at maximum speed	Normal mode, A		1.3 0.5	1.7 0.7	mA mA		
A/D converter reference voltage current	ADREF Note 1				75.0		μA		
Temperature sensor operating current	ITMPS Note 1				75.0		μΑ		
LVD operating current	ILVD Notes 1, 7					0.08		μA	
Self- programming operating current	IFSP Notes 1, 9					2.50	12.20	mA	
BGO operating current	IBGO Notes 1, 8					2.00	12.20	mA	
LCD operating current	ILCD1 Notes 11, 12	External resistance	division method	$V_{DD} = EV_{DD} = 5.0 V$ $V_{L4} = 5.0 V$		0.04	0.20	μA	
	ILCD2 Note 11	Internal voltage boo	rnal voltage boosting method $V_{DD} = EV_{DD} = 5.0 V$ $V_{L4} = 5.1 V (VLCD = 12H)$			1.12	3.70	μA	
				V _{DD} = EV _{DD} = 3.0 V V _{L4} = 3.0 V (VLCD = 04H)		0.63	2.20	μA	
	ILCD3 Note 11	Capacitor split method		$V_{DD} = EV_{DD} = 3.0 V$ $V_{L4} = 3.0 V$		0.12	0.50	μA	
SNOOZE	ISNOZ Note 1	ADC operation	The mode is perfo	rmed Note 10		0.50	0.60	mA	
operating current			The A/D conversion operations are performed, Low voltage mode, AV _{REFP} = V _{DD} = 3.0 V			1.20	1.44	mA	
		CSI/UART operatio	n			0.70	0.84	mA	

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

(3/3)

(Notes and Remarks are listed on the next page.)



- Notes 1. Current flowing to VDD.
 - 2. When high speed on-chip oscillator and high-speed system clock are stopped.
 - 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
 - 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
 - 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
 - 6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
 - 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
 - 8. Current flowing only during data flash rewrite.
 - 9. Current flowing only during self programming.
 - **10.** For shift time to the SNOOZE mod.
 - 11. Current flowing only to the LCD controller/driver. The supply current value of the RL78 microcontrollers is the sum of the LCD operating current (ILCD1, ILCD2 or ILCD3) to the supply current (IDD1 or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.

The TYP. value and MAX. value are following conditions.

- When fsuB is selected for system clock, LCD clock = 128 Hz (LCDC0 = 07H)
- 4-Time-Slice, 1/3 Bias Method
- **12.** Not including the current that flows through the external divider resistor when the external resistance division method is used.
- Remarks 1. fil: Low-speed on-chip oscillator clock frequency
 - 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 3. fclk: CPU/peripheral hardware clock frequency
 - 4. Temperature condition of the TYP. value is T_A = 25°C



2.4 AC Characteristics

2.4.1 Basic operation


$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$


	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсү	Main			$2.7V\!\leq\!V_{DD}\!\leq\!5.5V$	0.04167		1	μs
instruction execution time)		system clock (fmain)	main) mode	•	$2.4 V \le V_{DD} < 2.7 V$	0.0625		1	μs
		operation	LV (low volt main) mode		$1.6 V \le V_{DD} \le 5.5 V$	0.25		1	μs
			LS (low-spe main) mode		$1.8 V \le V_{DD} \le 5.5 V$	0.125		1	μs
		Subsystem clock (f_{SUB}) 1.8 V \leq V _{DD} \leq 5.5 operation			$1.8 V \le V_{DD} \le 5.5 V$	28.5	30.5	31.3	μs
		In the self	HS (high-sp		$2.7V\!\leq\!V_{DD}\!\leq\!5.5V$	0.04167		1	μs
		programmin g mode	main) mode		$2.4 V \le V_{DD} < 2.7 V$	0.0625		1	μs
			LV (low volt main) mode		$1.8 V \le V_{DD} \le 5.5 V$	0.25		1	μs
			LS (low-spe main) mode		$1.8 V \le V_{DD} \le 5.5 V$	0.125		1	μs
External main system clock	system clock f_{Ex} 2.7 V \leq V _{DD} \leq 5.5 V			1.0		20.0	MHz		
frequency		$2.4~V \leq V_{\text{DD}}$	< 2.7 V			1.0		16.0	MHz
		$1.8 \ V \leq V_{\text{DD}}$	< 2.4 V			1.0		8.0	MHz
		$1.6~V \leq V_{\text{DD}}$	< 1.8 V			1.0		4.0	MHz
	fexs					32		35	kHz
External main system clock input	texн, texl	$2.7~V \leq V_{\text{DD}}$	≤ 5.5 V			24			ns
high-level width, low-level width		$2.4~V \leq V_{\text{DD}}$	< 2.7 V			30			ns
		$1.8 \ V \leq V_{\text{DD}}$	< 2.4 V			60			ns
		$1.6 \ V \leq V_{\text{DD}}$	< 1.8 V			120			ns
	texhs, texls					13.7			μs
TI00 to TI07 input high-level width, low-level width	tт⊪, tт⊫					1/fмск+10			ns
TO00 to TO07 output frequency	fтo	HS (high-sp) V ≤	$EV_{DD} \leq 5.5 V$			16	MHz
		main) mode		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}$				8	MHz
			2.4	$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 2.7 \text{ V}$				4	MHz
		LS (low-spe main) mode	S (low-speed $1.8 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$ nain) mode				4	MHz	
		LV (low volt main) mode		3 V ≤	$EV_{DD} \leq 5.5 V$			2	MHz
PCLBUZ0, PCLBUZ1 output	f PCL	HS (high-sp) V ≤	$\leq EV_{DD} \leq 5.5 V$			16	MHz
frequency		main) mode	2.7	7 V ≤	EV _{DD} < 4.0 V			8	MHz
				$2.4~V \leq EV_{\text{DD}} < 2.7~V$				4	MHz
		LS (low-spe main) mode		3 V ≤	$EV_{DD} \le 5.5 V$			4	MHz
		LV (low-volt	-	$1.8~V \le EV_{\text{DD}} \le 5.5~V$				4	MHz
		main) mode	1.0	$1.6 \text{ V} \le \text{EV}_{\text{DD}} \le 1.8 \text{ V}$				2	MHz
Interrupt input high-level width, low-level width	tinth,	INTP0			$V_{\text{DD}} \leq 5.5 \text{ V}$	1			μs
	t intl	INTP1 to IN			$EV_{DD} \leq 5.5 V$	1			μs
Key interrupt input low-level width	t kr	KR0 to KR3			$EV_{DD} \leq 5.5 V$	250			ns
			1.6	5 V ≤	EVDD < 1.8 V	1			μs
RESET low-level width	trsl					10			μs

Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))

Minimum Instruction Execution Time during Main System Clock Operation






----- When the high-speed on-chip oscillator clock is selected

--- During self programming


---- When high-speed system clock is selected






TCY VS VDD (LV (low-voltage main) mode)


AC Timing Test Points



External System Clock Timing




TI/TO Timing





2.5 Peripheral Functions Characteristics

AC Timing Test Points



2.5.1 Serial array unit

$(1_{\rm A} = -40 \text{ to } +85^{\circ}\text{C},$	$1.6 V \leq E$	$VDD = VDD \leq 5.5 V, Vss = EVs$	ss = 0 V)					
Parameter	Symbol	Conditions		h-speed Mode	`	/-speed Mode	`	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate Note 1		$2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}$		f мск/6		fмск/6		fмск/6	bps
		Theoretical value of the maximum transfer rate f_{MCK} = f_{CLK} ^{Note 2}		4.0		1.3		0.6	Mbps
		$1.8 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}$				f мск/6		fмск/6	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 2				1.3		0.6	Mbps
		$1.6 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}$						fмск/6	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ ^{Note 2}						0.6	Mbps

(1) During communication at same potential (UART mode) ($T_A = -40$ to +85°C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = 0 V)

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.


2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

24 MHz (2.7 V \leq VDD \leq 5.5 V)
16 MHz (2.4 V \leq V _{DD} \leq 5.5 V)
8 MHz (1.8 V \leq V _{DD} \leq 5.5 V)
4 MHz (1.6 V \leq VDD \leq 5.5 V)


Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).



UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0), g: PIM and POM number (g = 1)

 fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))



(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) (T_A = -40 to +85°C, 1.6 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	(Conditions	• •	h-speed Mode		v-speed Mode		-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	2.7 V ≤ EV	$V_{\text{DD}} \leq 5.5 \text{ V}$	167 Note 1		500 Note 1		1000 Note 1		ns
		2.4 V ≤ EV	$I_{\text{DD}} \leq 5.5 \text{ V}$	250 Note 1		500 Note 1		1000 Note 1		ns
		1.8 V ≤ EV	$V_{\text{DD}} \leq 5.5 \text{ V}$			500 Note 1		1000 Note 1		ns
		1.6 V ≤ EV	$V_{\text{DD}} \leq 5.5 \text{ V}$					1000 Note 1		ns
SCKp high-/low-level width	tкн1, tк∟1			tксү1/2 – 12		tксү1/2 - 50		tксү1/2 - 50		ns
		2.7 V ≤ EV	$V_{\text{DD}} \leq 5.5 \text{ V}$	tксү1/2 – 18		tксү1/2 - 50		tксү1/2 - 50		ns
		2.4 V ≤ E\	$V_{\text{DD}} \leq 5.5 \text{ V}$	tксү1/2 – 38		tксү1/2 – 50		tксү1/2 - 50		ns
		1.8 V ≤ E\	$V_{\text{DD}} \leq 5.5 \text{ V}$			tксү1/2 – 50		tксү1/2 - 50		ns
		1.6 V ≤ EV	$V_{\text{DD}} \leq 5.5 \text{ V}$					tксү1/2 - 100		ns
SIp setup time (to SCKp↑) Note 2	tsik1	2.7 V ≤ EV	$I_{\text{DD}} \leq 5.5 \text{ V}$	44		110		110		ns
Note 2		2.4 V ≤ EV	$I_{\text{DD}} \leq 5.5 \text{ V}$	75		110		110		ns
		1.8 V ≤ EV	$I_{DD} \leq 5.5 \text{ V}$			110		110		ns
		1.6 V ≤ EV	$V_{\text{DD}} \leq 5.5 \text{ V}$					220		ns
SIp hold time (from SCKp [↑])	t KSI1	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		19		19		19		ns
NOLE J		$1.8~V \le EV_{\text{DD}} \le 5.5~V$				19		19		
		$1.6~V \le EV_{DD} \le 5.5~V$						19		
Delay time from SCKp↓ to	t KSO1		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		25		25		25	ns
SOp output Note 4		Note 5	$1.8~V \le EV_{\text{DD}} \le 5.5~V$				25		25	
		$1.6 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$							25	

Notes 1. For CSI00, set a cycle of 2/fмск or longer. For CSI01, set a cycle of 4/fмск or longer.

- **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **5.** C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

(Remarks are listed on the next page.)

- **Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM numbers (g = 1)
 - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00, 01))

(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2) ($T_A = -40$ to +85°C, 1.6 V $\leq EV_{DD} = V_{DD} \leq 5.5$ V, Vss = EVss = 0 V)

Parameter	Symbol	Cond	litions	HS (high main)	•	LS (low main)	•		-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time ^{Note}	t ксү2	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$	20 MHz < fмск	8/f мск						ns
5			fмск ≤ 20 MHz	6/fмск		6/fмск		6/ f мск		ns
		$2.7~V \leq EV_{DD} < 4.0~V$	16 MHz < fмск	8/fмск						ns
			fмск ≤ 16 MHz	6/fмск		6/fмск		6/fмск		ns
		$2.4~V \leq EV_{DD} \leq 5.5~V$		6/fмск and 500		6/fмск		6/fмск		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 2.4 \text{ V}$				6/ f мск		6/ f мск		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD}} < 1.8 \text{ V}$						6/fмск		ns
SCKp high-/low- level width	tкн2, tкL2	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$		tксү2/2 - 7		tксү2/2 -7		tксү2/2 - 7		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$		tксү2/2 - 8		tксү2/2 — 8		tксү2/2 - 8		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 2.7 \text{ V}$		tксү2/2 – 18		tксү2/2 – 18		t _{ксү2} /2 – 18		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 2.4 \text{ V}$				tксү2/2 – 18		tксү2/2 – 18		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD}} < 1.8 \text{ V}$						tксү2/2 - 66		ns
SIp setup time (to SCKp↑) ^{Note 1}	tsik2	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 2.7 \text{ V}$		1/fмск + 30		1/fмск + 30		1/fмск + 30		
		$1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 2.4 \text{ V}$				1/fмск + 30		1/fмск + 30		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD}} < 1.8 \text{ V}$						1/fмск + 40		ns
SIp hold time (from SCKp↑) ^{Note 2}	tksi2	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 2.4 \text{ V}$				1/fмск + 31		1/fмск + 31		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD}} < 1.8 \text{ V}$						1/fмск + 250		ns

(Notes, Caution, and Remarks are listed on the next page.)

(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (2/2) ($T_A = -40$ to $+85^{\circ}C$, 1.6 V $\leq EV_{DD} = V_{DD} \leq 5.5$ V, Vss = EVss = 0 V)


Parameter	Symbol	Cc	Conditions $C = 30 \text{ pE}^{Note 4}$ $4.0 \text{ V} \leq \text{EV} \text{ so } \leq 5.5 \text{ V}$		LS (low- speed main) Mode	LV (low- voltage main) Mode	Unit	Para meter	Symbol	Conditions
Delay time from SCKp↓ to SOp	tkso2	C = 30 pF ^{Note 4}	$4.0~V \leq EV_{DD} \leq 5.5~V$		2/fмск + 44		2/fмск + 110		2/fмск + 110	ns
output ^{Note 3}			$2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$		2/fмск + 44		2/fмск + 110		2/fмск + 110	ns
			$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 2.7 \text{ V}$		2/fмск + 75		2/fмск + 110		2/fмск + 110	ns
			$1.8 \text{ V} \le \text{EV}_{\text{DD}} < 2.4 \text{ V}$				2/fмск + 110		2/fмск + 110	ns
			$1.6 \text{ V} \le \text{EV}_{\text{DD}} < 1.8 \text{ V}$						2/fмск + 220	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.
 - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).


- **Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM number (g = 1)
 - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))







CSI mode connection diagram (during communication at same potential)





CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)





2. m: Unit number, n: Channel number (mn = 00, 01)



(4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

(1/2)

Parameter	Symbol		Conc	litions	HS (high main) l	•	LS (low main)		LV (low- main)	-voltage Mode	Unit
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Reception	$\begin{array}{l} 4.0 \ V \leq EV \\ 2.7 \ V \leq V_b \end{array}$,		fмск/6 Note 1		fмск/6 Note 1		fмск/6 Note 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		4.0		1.3		0.6	Mbps
			$\begin{array}{l} 2.7 \ V \leq EV \\ 2.3 \ V \leq V_b \end{array}$,		fмск/6 Note 1		fмск/6 Note 1		fмск/6 Note 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		4.0		1.3		0.6	Mbps
			2.4 V ≤ EV 1.6 V ≤ Vb	,		fмск/6 Note 1		fмск/6 Note 1		fмск/6 Note 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		4.0		1.3		0.6	Mbps
			1.8 V ≤ EV 1.6 V ≤ V _b	′ _{DD} < 3.3 V, ≤ 2.0 V				fмск/6 Notes 1, 2		fMCK/6 Notes 1, 2	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$				1.3		0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- **2.** Use it with $EV_{DD} \ge V_b$.
- 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

 HS (high-speed main) mode:
 24 MHz $(2.7 V \le V_{DD} \le 5.5 V)$

 16 MHz $(2.4 V \le V_{DD} \le 5.5 V)$

 LS (low-speed main) mode:
 8 MHz $(1.8 V \le V_{DD} \le 5.5 V)$

 LV (low-voltage main) mode:
 4 MHz $(1.6 V \le V_{DD} \le 5.5 V)$

- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52pin products)/EV_{DD} tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** V_b[V]: Communication line voltage
 - 2. q: UART number (q = 0), g: PIM and POM number (g = 1)
 - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)

(4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS} = 0 \text{ V})$

(2/2)

Parameter	Symbol		Con	ditions		h-speed Mode	-	w-speed) Mode	-	v-voltage) Mode	Unit
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Transmissio n		$EV_{DD} \le 5.5 V$, $V_b \le 4.0 V$		Note 1		Note 1		Note 1	bps
				$\label{eq:constraint} \begin{array}{l} Theoretical value of the \\ maximum transfer rate \\ C_{\rm b} = 50 \mbox{ pF}, \ R_{\rm b} = 1.4 \mbox{ k}\Omega, \\ V_{\rm b} = 2.7 \mbox{ V} \end{array}$		2.8 ^{Note 2}		2.8 ^{Note 2}		2.8 ^{Note 2}	Mbps
				EVdd < 4.0 V, ∕⊳≤2.7 V		Note 3		Note 3		Note 3	bps
				$\label{eq:constraint} \begin{array}{l} \mbox{Theoretical value of the} \\ \mbox{maximum transfer rate} \\ \mbox{C}_{b} = 50 \mbox{ pF}, \mbox{ R}_{b} = 2.7 \mbox{ k}\Omega \\ \mbox{V}_{b} = 2.3 \mbox{ V} \end{array}$		1.2 ^{Note 4}		1.2 ^{Note 4}		1.2 ^{Note 4}	Mbps
				EVdd < 3.3 V, /₅≤2.0 V		Note 6		Note 6		Note 6	bps
				Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 5.5 k Ω V_b = 1.6 V		0.43 ^{Note 7}		0.43 ^{Note 7}		0.43 ^{Note 7}	Mbps
				EV _{DD} < 3.3 V, /₅ ≤ 2.0 V				Notes 5, 6		Notes 5, 6	bps
				Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 5.5 k Ω , V_b = 1.6 V				0.43 ^{Note 7}		0.43 ^{Note 7}	Mbps

Notes 1. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq EV_{DD} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.



3. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EV_{DD} < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

Maximum transfer rate = $\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$ [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
- 5. Use it with $EV_{DD} \ge V_b$.
- **6.** The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq EV_{DD} < 3.3 V and 1.6 V \leq V_b \leq 2.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]


Baud rate error (theoretical value) = $\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$

* This value is the theoretical value of the relative difference between the transmission and reception sides.


- This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52pin products)/EV_{DD} tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.



UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)



 Remarks 1. R_b[Ω]:Communication line (TxDq) pull-up resistance, C_b[F]: Communication line (TxDq) load capacitance, V_b[V]: Communication line voltage
 2. q: UART number (q = 0, 1), g: PIM and POM number (g = 1)

> fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))

(5) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol		Conditions	speed	high- main) ode		/-speed Mode	voltage	(low- e main) ode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tксү1 ≥ 2/f с∟к	$\begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 20 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	200 Note 1		1150 Note 1		1150 Note 1		ns
			$\begin{array}{l} 2.7 \ V \leq E V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 20 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	300 Note 1		1150 Note 1		1150 Note 1		ns
SCKp high-level width	tкнı	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $k_{b} = 1.4 \text{ k}\Omega$	tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns
		$2.7 V \le EV_{DD}$ $C_b = 20 pF, R$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, h_{b} = 2.7 kΩ	tксү1/2 – 120		tксү1/2 – 120		tксү1/2 – 120		ns
SCKp low-level width	tĸ∟1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $k_{b} = 1.4 \text{ k}\Omega$	tксү1/2 - 7		tксү1/2 - 50		tксү1/2 - 50		ns
			2.7 $V \le EV_{DD} < 4.0 V$, 2.3 $V \le V_b \le 2.7 V$, t C _b = 20 pF, R _b = 2.7 k Ω 4.0 $V \le EV_{DD} \le 5.5 V$, 2.7 $V \le V_b \le 4.0 V$,			tксү1/2 - 50		tксү1/2 - 50		ns
SIp setup time (to SCKp↑) ^{Note 2}	tsik1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$		58		479		479		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, h_{b} = 2.7 kΩ	121		479		479		ns
SIp hold time (from SCKp↑) ^{Note 2}	tksi1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $k_{b} = 1.4 \text{ k}\Omega$	10		10		10		ns
		2.7 V ≤ EV _{DD} C _b = 20 pF, R	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, R_{b} = 2.7 k Ω	10		10		10		ns
Delay time from SCKp \downarrow to SOp output Note 2	tkso1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $k_{b} = 1.4 \text{ k}\Omega$		60		60		60	ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, h_{b} = 2.7 kΩ		130		130		130	ns
SIp setup time (to SCKp↓) ^{Note 3}	tsik1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $k_{b} = 1.4 \text{ k}\Omega$	23		110		110		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, h_{b} = 2.7 kΩ	33		110		110		ns
SIp hold time (from SCKp↓) ^{Note 3}	tksi1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $k_{b} = 1.4 \text{ k}\Omega$	10		10		10		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, $k_{\rm b}$ = 2.7 k Ω	10		10		10		ns
Delay time from SCKp↑ to SOp output ^{Note 3}	tkso1	$4.0 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 20 \text{ pF}, \text{ R}$	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V},$ $k_{b} = 1.4 \text{ k}\Omega$		10		10		10	ns
		2.7 V ≤ EV _{DD} C _b = 20 pF, R	< 4.0 V, 2.3 V \leq V _b \leq 2.7 V, h_{b} = 2.7 k Ω		10		10		10	ns

(TA = -40 to +85°C, 2.7 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EV_{ss} = 0 V)

(Notes, Caution and Remarks are listed on the next page.)



- Notes 1. For CSI00, set a cycle of 2/fmck or longer. For CSI01, set a cycle of 4/fmck or longer.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - 3. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol		Conditions	speed	high- main) ode	`	/-speed Mode	voltage	(low- e main) ode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tксү1 ≥ 4/f с∟к	$\begin{array}{l} 4.0 \; V \leq E V_{DD} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	300		1150		1150		ns
			$\begin{array}{l} 2.7 \ V \leq E V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	500		1150		1150		ns
			$\begin{array}{l} 2.4 \ V \leq E V_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	1150		1150		1150		ns
			$\begin{split} 1.8 \ V &\leq E V_{DD} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note}}, \\ C_b &= 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$			1150		1150		ns
SCKp high-level width	tкнı	$4.0 V \le EV_{DD} \le C_b = 30 \text{ pF}, R_b = 100 \text{ F}$	5.5 V, 2.7 V ≤ V₅ ≤ 4.0 V, = 1.4 kΩ	tксү1/2 – 75		tксү1/2 - 75		tксү1/2 - 75		ns
		$2.7 V \le EV_{DD} < 4$ $C_b = 30 \text{ pF}, R_b =$	4.0 V, 2.3 V ≤ V₅ ≤ 2.7 V, = 2.7 kΩ	tксү1/2 – 170		tксү1/2 – 170		tксү1/2 – 170		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 30 \text{ pF}, R_{\text{b}} = 30 \text{ pF}$	3.3 V, 1.6 V ≤ V₅ ≤ 2.0 V, = 5.5 kΩ	tксү1/2 - 458		tксү1/2 - 458		tксү1/2 - 458		ns
		$1.8 V \le EV_{DD} < 30 C_b = 30 pF, R_b = 30 PF$	3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note} , = 5.5 kΩ			tксү1/2 - 458		tксү1/2 - 458		ns
SCKp low-level width	tĸ∟ı	$\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = \end{array}$	5.5 V, 2.7 V ≤ V₅ ≤ 4.0 V, = 1.4 kΩ	tксү1/2 – 12		tксү1/2 - 50		tксү1/2 - 50		ns
		$2.7 V \le EV_{DD} < C_b = 30 \text{ pF}, R_b = 100 \text{ F}$	4.0 V, 2.3 V ≤ V₅ ≤ 2.7 V, = 2.7 kΩ	tксү1/2 – 18		tксү1/2 - 50		tксү1/2 - 50		ns
		$2.4 V \le EV_{DD} < 3$ $C_b = 30 \text{ pF}, R_b = 3$	3.3 V, 1.6 V ≤ V₅ ≤ 2.0 V, = 5.5 kΩ	tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns
		$1.8 V \le EV_{DD} < 30 C_b = 30 pF, R_b = 30 PF$	3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note} , = 5.5 kΩ			tксү1/2 - 50		tксү1/2 - 50		ns

Note Use it with $EV_{DD} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS (high-	LS	(low-	LV	(low-	Unit
			speed	l main)	speed	l main)	voltage	e main)	
			Mo	ode	Mo	ode	Mo	ode	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) ^{Note 1}	tsik1	$\begin{array}{l} 4.0 \; V \leq EV_{\text{DD}} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	81		479		479		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	177		479		479		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	479		479		479		ns
		$\begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note } 3}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$			479		479		ns
SIp hold time (from SCKp↑) ^{Note 1}	tksi1	$\begin{array}{l} 4.0 \; V \leq EV_{\text{DD}} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	19		19		19		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	19		19		19		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	19		19		19		ns
		1.8 V ≤ EV _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 3} , C _b = 30 pF, R _b = 5.5 kΩ			19		19		ns
Delay time from SCKp↓ to SOp output ^{Note 1}	tkso1	$\begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$		100		100		100	ns
		$\begin{array}{l} 2.7 \; V \leq EV_{\text{DD}} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		195		195		195	ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		483		483		483	ns
						483		483	ns
SIp setup time (to SCKp↓) ^{Note 2}	tsik1	$\begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	44		110		110		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	44		110		110		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	110		110		110		ns
		1.8 V ≤ EV _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 3} , C _b = 30 pF, R _b = 5.5 kΩ			110		110		ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

3. Use it with $EV_{DD} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.


(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (3/3) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{Ss}} = 0 \text{ V})$

Parameter	Symbol	Conditions	speed	high- I main) ode	speed	(low- main) ode	voltage	(low- e main) ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp hold time (from SCKp↓) ^{Note 2}	tksi1	$\begin{array}{l} 4.0 \; V \leq EV_{\text{DD}} \leq 5.5 \; \text{V}, 2.7 \; V \leq V_{\text{b}} \leq 4.0 \; \text{V}, \\ C_{\text{b}} = 30 \; \text{pF}, \; R_{\text{b}} = 1.4 \; \text{k}\Omega \end{array}$	19		19		19		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	19		19		19		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	19		19		19		ns
		$\begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 3}}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$			19		19		ns
Delay time from SCKp↑ to SOp output ^{Note 2}	tkso1	$\begin{array}{l} 4.0 \; V \leq EV_{\text{DD}} \leq 5.5 \; \text{V}, 2.7 \; V \leq V_{\text{b}} \leq 4.0 \; \text{V}, \\ C_{\text{b}} = 30 \; \text{pF}, \; R_{\text{b}} = 1.4 \; \text{k}\Omega \end{array}$		25		25		25	ns
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		25		25		25	ns
		$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$		25		25		25	ns
		$\begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note } 3}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$				25		25	ns

- **Notes** 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** Use it with $EV_{DD} \ge V_b$.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.




CSI mode connection diagram (during communication at different potential)




- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - 3. fMCK: Serial array unit operation clock frequency


(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)





CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)

Parameter	Symbol	Con	ditions	speed mo	high- main) ode	main)	/-speed mode	voltage mo	(low- e main) ode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 1	t ксү2	$4.0 V \le EV_{DD} \le 5.5 V$,	20 MHz < fмск ≤ 24 MHz	12/ f мск						ns
		$2.7 V \le V_b \le 4.0 V$	8 MHz < fмск ≤ 20 MHz	10/ f мск						ns
			4 MHz < fмск ≤ 8 MHz	8/fмск		16/fмск				ns
			fмск≤4 MHz	6/fмск		10/fмск		10/fмск		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V},$	$20 \text{ MHz} < f_{MCK} \le 24 \text{ MHz}$	16/ f мск						ns
		$2.3 V \le V_b \le 2.7 V$	$16 \text{ MHz} < f_{\text{MCK}} \le 20 \text{ MHz}$	14/ f мск						ns
			$8 \text{ MHz} < f_{\text{MCK}} \le 16 \text{ MHz}$	12/fмск						ns
			4 MHz < fмск ≤ 8 MHz	8/fмск		16/fмск				ns
			fмск ≤4 MHz	6/ f мск		10/fмск		10/fмск		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V},$	20 MHz < fмск ≤ 24 MHz	36/fмск						ns
		$1.6 V {\leq} V_b {\leq} 2.0 V$	16 MHz < fмск ≤ 20 MHz	32/fмск						ns
			8 MHz < fмск ≤ 16 MHz	26/fмск						ns
			4 MHz < fмск ≤ 8 MHz	16/fмск		16/fмск				ns
			fмcк≤4 MHz	10/fмск		10/fмск		10/f мск		ns
		$1.8 V \le EV_{DD} < 3.3 V$,	4 MHz < fмск ≤ 8 MHz			16/f мск				ns
		$1.6~V\!\le\!V_b\!\le\!2.0~V^{Note2}$	fмск≤4 MHz			10/fмск		10/fмск		ns
SCKp high-/low-level width	tкн2, tкL2	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$	$V, 2.7 V \le V_b \le 4.0 V$	tксү2/2 – 12		tксү2/2 - 50		tксү2/2 - 50		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}$	tксү2/2 – 18		tксү2/2 - 50		tксү2/2 - 50		ns	
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}$	$V_{\rm r}, 1.6 \ V \le V_{\rm b} \le 2.0 \ V_{\rm b}$	tксү2/2 - 50		tксү2/2 - 50		tксү2/2 - 50		ns
		$1.8 V \le EV_{DD} < 3.3 V$ $1.6 V \le V_b \le 2.0 V^{No}$				tксү2/2 - 50		tксү2/2 - 50		ns
SIp setup time (to SCKp↑) ^{Note 3}	tsık2	$4.0 \text{ V} \le \text{EV}_{\text{DD}} < 5.5 \text{ V}$	$V, 2.7 V \le V_b \le 4.0 V$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}$	$V, 2.3 V \le V_b \le 2.7 V$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}$	$V_{\rm r}, 1.6 \ V \le V_{\rm b} \le 2.0 \ V_{\rm b}$	1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
		$\begin{array}{l} 1.8 \ V \leq EV_{\text{DD}} < 3.3 \ V \\ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V^{\text{No}} \end{array}$				1/fмск + 30		1/fмск + 30		ns
SIp hold time (from SCKp↑) ^{Note 4}	1.6 V \leq Vb \leq 2.0 V tksiz 4.0 V \leq EVDD < 5.5 V	$V, 2.7 V \le V_b \le 4.0 V$	1/fмск + 31		1/fмск + 31		1/fмск + 31		ns	
		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}$	$V, 2.3 V \le V_b \le 2.7 V$	1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}$	$V, 1.6 V \le V_b \le 2.0 V$	1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
	$\label{eq:VD} \begin{array}{c} 1.8 \ V \leq EV_{DD} < 3.3 \ V \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Not}} \end{array}$					1/fмск + 31		1/fмск + 31		ns

(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

(Notes, Caution and Remarks are listed on the next page.)


(T _A = -40 to +85°	C, 1.8 V ≤	$EV_{DD} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS} = 0$	V)						(2/2)		
Parameter	Symbol	Conditions		HS (high- speed main) mode		speed main) main) mode		•			Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
Delay time from SCKp \downarrow to SOp output ^{Note 5}	tkso2	$\begin{array}{l} 4.0 \; V \leq EV_{\text{DD}} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$		2/fмск + 120		2/fмск + 573		2/fмск + 573	ns		
		$\label{eq:VD} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		2/fмск + 214		2/fмск + 573		2/fмск + 573	ns		
		$\begin{array}{l} 2.4 \ V \leq EV_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns		
		$ \begin{split} & 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ & C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split} $				2/fмск + 573		2/f _{мск} + 573	ns		

(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

Notes 1. Transfer rate in the SNOOZE mode : MAX. 1 Mbps


- **2.** Use it with $EV_{DD} \ge V_b$.
- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp \downarrow " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp \downarrow " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)





- **Remarks 1.** R_b[Ω]:Communication line (SOp) pull-up resistance, C_b[F]: Communication line (SOp) load capacitance, V_b[V]: Communication line voltage
 - p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - **3.** fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))



CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)

2.5.2 Serial interface IICA

(1) I^2C standard mode

(TA = -40 to +85°C, 1.6 V \leq EV_DD = V_DD \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	(Conditions	speed	high- I main) ode	LS (low-speed) main) Mode		LV (low- voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MIN.	MAX.	MIN.	
SCLA0 clock frequency	f sc∟	Standard	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$	0	100	0	100	0	100	kHz
		mode: fc∟k≥ 1 MHz	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$	0	100	0	100	0	100	
			$1.8~V \le EV_{\text{DD}} \le 5.5~V$			0	100	0	100	
			$1.6~V \leq EV_{\text{DD}} \leq 5.5~V$					0	100	
Setup time of restart condition	tsu:sta	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$		4.7		4.7		4.7		μs
		$2.4 V \le EV_{DD}$	≤ 5.5 V	4.7		4.7		4.7		
		$1.8 V \le EV_{DD}$	≤ 5.5 V			4.7		4.7		
		$1.6 V \le EV_{DD}$	≤ 5.5 V					4.7		
Hold time Note 1	thd:sta	$2.7 V \le EV_{DD}$	≤ 5.5 V	4.0		4.0		4.0		μs
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}}$	≤ 5.5 V	4.0		4.0		4.0		
		$1.8 V \le EV_{DD}$	≤ 5.5 V			4.0		4.0		
		$1.6 V \le EV_{DD}$	≤ 5.5 V					4.0		
Hold time when SCLA0 = "L"	t∟ow	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		4.7		4.7		4.7		μs
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}}$	≤ 5.5 V	4.7		4.7		4.7		
		$1.8 V \le EV_{DD}$	≤ 5.5 V			4.7		4.7		
		$1.6 V \le EV_{DD}$	≤ 5.5 V					4.7		
Hold time when SCLA0 = "H"	tніgн	$2.7~V \leq EV_{DD} \leq 5.5~V$		4.0		4.0		4.0		μs
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		4.0		4.0		4.0		
		$1.8~V \leq EV_{\text{DD}} \leq 5.5~V$				4.0		4.0		
		$1.6 V \le EV_{DD}$	≤ 5.5 V					4.0		
Data setup time (reception)	tsu:dat	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		250		250		250		ns
		$2.4 V \le EV_{DD}$	≤ 5.5 V	250		250		250		
		$1.8 V \le EV_{DD}$	≤ 5.5 V			250		250		
		$1.6 V \le EV_{DD}$	≤ 5.5 V					250		
Data hold time (transmission) ^{Note 2}	thd:dat	$2.7 V \le EV_{DD}$	≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}}$	≤ 5.5 V	0	3.45	0	3.45	0	3.45	
		$1.8 V \le EV_{DD}$	≤ 5.5 V			0	3.45	0	3.45	
		$1.6 V \le EV_{DD}$	≤ 5.5 V					0	3.45	
Setup time of stop condition	tsu:sto	$2.7 V \le EV_{DD}$	≤ 5.5 V	4.0		4.0		4.0		μs
		$2.4 V \le EV_{DD}$	≤ 5.5 V	4.0		4.0		4.0		
		$1.8 V \le EV_{DD}$	≤ 5.5 V			4.0		4.0		
		$1.6 V \le EV_{DD}$	≤ 5.5 V					4.0		
Bus-free time	t BUF	$2.7 V \le EV_{DD}$	≤ 5.5 V	4.7		4.7		4.7		μs
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		4.7		4.7		4.7		
		$1.8 \text{ V} \leq EV_{\text{DD}} \leq 5.5 \text{ V}$				4.7		4.7		
		$1.6 V \le EV_{DD}$	≤ 5.5 V					4.7		

(Notes and Remark are listed on the next page.)

- Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
 - 2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C_b = 400 pF, R_b = 2.7 k Ω



(2) I²C fast mode

(TA = -40 to +85°C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	(Conditions		HS (high- speed main) Mode		LS (low-speed main) Mode		LV (low- voltage main) Mode	
				MIN.	MAX.	MIN.	MIN.	MAX.	MIN.	
SCLA0 clock frequency	fscl	Fast mode: fc∟κ≥ 3.5	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$	0	400	0	400	0	400	kHz
			$2.4~V \le EV_{\text{DD}} \le 5.5~V$	0	400	0	400	0	400	
		MHz	$1.8~V \le EV_{\text{DD}} \le 5.5~V$			0	400	0	400	
Setup time of restart condition	tsu:sta	$2.7 \; V \leq EV_{\text{DD}}$	≤ 5.5 V	0.6		0.6		0.6		μs
		$2.4~V \leq EV_{\text{DD}}$	≤ 5.5 V	0.6		0.6		0.6		
		$1.8 \text{ V} \leq EV_{\text{DD}}$	≤ 5.5 V			0.6		0.6		
Hold time Note 1	thd:sta	$2.7~V \leq EV_{\text{DD}}$	≤ 5.5 V	0.6		0.6		0.6		μs
		$2.4 \text{ V} \leq EV_{\text{DD}}$	≤ 5.5 V	0.6		0.6		0.6		
		$1.8 \text{ V} \leq EV_{\text{DD}} \leq 5.5 \text{ V}$				0.6		0.6		
Hold time when SCLA0 = "L"	t∟ow	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		1.3		1.3		1.3		μs
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		1.3		1.3		1.3		
		$1.8 \ V \leq EV_{\text{DD}}$	≤ 5.5 V			1.3		1.3		
Hold time when SCLA0 = "H"	t ніgн	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		0.6		0.6		0.6		μs
		$2.4~V \leq EV_{\text{DD}}$	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$			0.6		0.6		
		$1.8~V \le EV_{\text{DD}} \le 5.5~V$				0.6		0.6		
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		100		100		100		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$		100		100		100		
		$1.8 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$				100		100		
Data hold time (transmission) ^{Note 2}	thd:dat	$2.7 \text{ V} \leq \text{EV}_{\text{DD}}$	≤ 5.5 V	0	0.9	0	0.9	0	0.9	μs
		$2.4~V \leq EV_{\text{DD}}$	≤ 5.5 V	0	0.9	0	0.9	0	0.9	
		$1.8 \text{ V} \leq EV_{DD}$	≤ 5.5 V			0	0.9	0	0.9	
Setup time of stop condition	tsu:sto	$2.7 \text{ V} \leq EV_{\text{DD}}$	≤ 5.5 V	0.6		0.6		0.6		μs
· ·		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$		0.6		0.6		0.6		
		$1.8 \text{ V} \leq EV_{\text{DD}}$	≤ 5.5 V			0.6		0.6		
Bus-free time	t BUF	$2.7 \text{ V} \leq EV_{\text{DD}}$	≤ 5.5 V	1.3		1.3		1.3		μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$		1.3		1.3		1.3		
		$1.8 \text{ V} \leq EV_{DD}$	≤ 5.5 V			1.3		1.3		

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

RemarkThe maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up
resistor) at that time in each mode are as follows.Fast mode: $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$

(3) I^2C fast mode plus


 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS} = 0 \text{ V})$

Parameter	Symbol	Con	Conditions		h-speed Mode	LS (low main)	/-speed Mode	LV (low-voltage main) Mode		Unit		
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
SCLA0 clock frequency	fsc∟	Fast mode plus: $f_{CLK} \ge 10 \text{ MHz}$	$2.7~V \le EV_{\text{DD}} \le 5.5~V$	0	1000	_	-	_	_	kHz		
Setup time of restart condition	t su:sta	$2.7~V \le EV_{\text{DD}} \le 5.5$	0.26		_		—		μs			
Hold time ^{Note 1}	thd:sta	$2.7~V \leq EV_{\text{DD}} \leq 5.5$	0.26		_	_	_	_	μs			
Hold time when SCLA0 = "L"	t∟ow	$2.7~V \le EV_{\text{DD}} \le 5.5$	0.5		—		—		μs			
Hold time when SCLA0 = "H"	tніgн	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	$2.7 \text{ V} \leq EV_{\text{DD}} \leq 5.5 \text{ V}$					_		μs		
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	V	50		—		_		μs		
Data hold time (transmission) ^{Note 2}	thd:dat	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	V	0	0.45	-		_	_	μs		
Setup time of stop condition	tsu:sto	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	0.26				—		μs			
Bus-free time	tbuf	$2.7 \text{ V} \le EV_{\text{DD}} \le 5.5$	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$			≤ 5.5 V 0.5 —		_		_	_	μs

- Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
 - 2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: C_b = 120 pF, R_b = 1.1 k Ω

IICA serial transfer timing





2.6 Analog Characteristics

2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

		Reference Voltage				
Input channel	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = V _{DD} Reference voltage (-) = Vss	Reference voltage (+) = VBGR Reference voltage (-) = AVREFM			
ANIO, ANI1	-	Refer to 2.6.1 (3).	Refer to 2.6.1 (4).			
ANI16 to ANI23	Refer to 2.6.1 (2).					
Internal reference voltage Temperature sensor output voltage	Refer to 2.6.1 (1) .		_			

(1) When reference voltage (+) = AV_{REFP}/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AV_{REFM}/ANI1 (ADREFM = 1), target pin : internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, 1.6 \text{ V} \le \text{AV}_{REFP} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{REFP}, \text{Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V})$

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$		1.2	±3.5	LSB
		AV _{REFP} = V _{DD} ^{Note 3}	$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 4}}$		1.2	±7.0	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal reference	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.5625		39	μs
		voltage, and temperature sensor output voltage (HS	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	17		39	μs
		(high-speed main) mode)					
Zero-scale error ^{Notes 1, 2} E_{ZS}	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±0.25	%FSR	
		AV _{REFP} = V _{DD} ^{Note 3}	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$			±0.50	%FSR
Full-scale error ^{Notes 1, 2}	E _{FS}	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±0.25	%FSR
		$AV_{REFP} = V_{DD}^{Note 3}$	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$			±0.50	%FSR
Integral linearity	ILE	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±2.5	LSB
error ^{Note 1}		AV _{REFP} = V _{DD} ^{Note 3}	$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 4}}$			±5.0	LSB
Differential linearity	DLE	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±1.5	LSB
error ^{Note 1}		AV _{REFP} = V _{DD} ^{Note 3}	$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 4}}$			±2.0	LSB
Analog input voltage	VAIN	Internal reference voltage		VBGR Note 5		V	
		$(2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{HS} (high-$					
	VBGR	Temperature sensor output vol (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-		VTMPS25 Note 5		V	

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When AV_{REFP} < V_{DD}, the MAX. values are as follows.
 - Overall error: Add ± 1.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}.

Integral linearity error/Differential linearity error: Add ±0.5 LSB to the MAX. value when AVREFP = VDD.

- 4. Values when the conversion time is set to 57 μ s (min.) and 95 μ s (max.).
- 5. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.

(2) When reference voltage (+) = AV_{REFP}/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AV_{REFM}/ANI1 (ADREFM = 1), target pin : ANI16 to ANI23

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, 1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = 0 \text{ or } 1.6 \text{ V} \le 1.6 \text{ V} \ge 1.6 \text{ V} \ge$
AVREFP, Reference voltage (–) = AVREFM = 0 V)

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall errorNote 1	AINL	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$		1.2	±5.0	LSB
		AV _{REFP} = EV _{DD} = V _{DD} Note 3	$\begin{array}{l} 1.6 \text{ V} \leq AV_{\text{REFP}} \leq 5.5 \text{ V} \\ \text{Note 4} \end{array}$		1.2	±8.5	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \le V_{DD} \le 5.5~V$	2.125		39	μs
		AV _{REFP} = EV _{DD} = V _{DD} Note 3	$2.7~V \leq V \text{DD} \leq 5.5~V$	3.1875		39	μs
			$1.8~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
			$1.6~V \leq V \text{DD} \leq 5.5~V$	57		95	μs
Zero-scale error ^{Notes 1, 2}	E _{zs}	10-bit resolution AV _{REFP} = EV _{DD} = V_{DD} ^{Note} 3	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±0.35	%FSR
			$\begin{array}{l} 1.6 \text{ V} \leq AV_{\text{REFP}} \leq 5.5 \text{ V} \\ \text{Note 4} \end{array}$			±0.60	%FSR
Full-scale error ^{Notes 1, 2}	E _{FS}	10-bit resolution $AV_{REFP} = EV_{DD} = V_{DD}^{Note}$ 3	$1.8 \text{ V} \leq AV_{\text{REFP}} \leq 5.5 \text{ V}$			±0.35	%FSR
			$\begin{array}{l} 1.6 \text{ V} \leq AV_{\text{REFP}} \leq 5.5 \text{ V} \\ \text{Note 4} \end{array}$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	$1.8 \text{ V} \leq AV_{\text{REFP}} \leq 5.5 \text{ V}$			±3.5	LSB
		$AV_{REFP} = EV_{DD} = V_{DD}$ Note 3	$\begin{array}{l} 1.6 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V} \\ \text{Note 4} \end{array}$			±6.0	LSB
Differential linearity error	DLE	10-bit resolution	$1.8 \text{ V} \leq AV_{\text{REFP}} \leq 5.5 \text{ V}$			±2.0	LSB
Note 1		$AV_{REFP} = EV_{DD} = V_{DD}$ Note 3	$\begin{array}{l} 1.6 \text{ V} \leq AV_{\text{REFP}} \leq 5.5 \text{ V} \\ \text{Note 4} \end{array}$			±2.5	LSB
Analog input voltage	VAIN			0		AV _{REFP} and EV _{DD}	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When AV_{REFP} < EV_{DD} = V_{DD}, the MAX. values are as follows. Overall error: Add ±4.0 LSB to the MAX. value when AV_{REFP} = V_{DD}. Zero-scale error/Full-scale error: Add ±0.20%FSR to the MAX. value when AV_{REFP} = V_{DD}. Integral linearity error/Differential linearity error: Add ±2.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.
- 4. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).

(3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (−) = V_{ss} (ADREFM = 0), target pin : ANI0, ANI1, ANI16 to ANI23, internal reference voltage, and temperature sensor output voltage

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{\text{DD}},$	Reference voltage (-)
= Vss)	

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$		1.2	±7.0	LSB
			$\begin{array}{l} 1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V} \\ \text{Note 3} \end{array}$		1.2	±10.5	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \le V_{DD} \le 5.5~V$	2.125		39	μs
			$2.7~V \leq V \text{DD} \leq 5.5~V$	3.1875		39	μs
			$1.8~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
			$1.6~V \leq V \text{DD} \leq 5.5~V$	57		95	μs
		10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μs
		reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$1.8~V \le V \text{DD} \le 5.5~V$			±0.60	%FSR
			$\begin{array}{l} 1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V} \\ \text{Note 3} \end{array}$			±0.85	%FSR
Full-scale error ^{Notes 1, 2}	Efs	10-bit resolution	$1.8~V \le V_{DD} \le 5.5~V$			±0.60	%FSR
			$\begin{array}{l} 1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V} \\ \text{Note 3} \end{array}$			±0.85	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	$1.8~V \le V \text{DD} \le 5.5~V$			±4.0	LSB
			$\begin{array}{l} 1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V} \\ \text{Note 3} \end{array}$			±6.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$1.8~V \le V_{DD} \le 5.5~V$			±2.0	LSB
			$\begin{array}{l} 1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V} \\ \text{Note 3} \end{array}$			±2.5	LSB
Analog input voltage	VAIN	ANIO, ANI1		0		VDD	V
		ANI16 to ANI23		0		EVDD	V
		Internal reference voltage (2.4 V ≤ VDD ≤ 5.5 V, HS (hig		V			
		Temperature sensor output (2.4 V \leq VDD \leq 5.5 V, HS (high		VTMPS25 Note 4		V	

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).
- 4. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AV_{REFM}/ANI1 (ADREFM = 1), target pin : ANI0, ANI16 to ANI23

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{ss}} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{\text{BGR}}^{\text{Note 3}}, \text{ Reference voltage (-)} = \text{AV}_{\text{REFM}}^{\text{Note 4}} = 0 \text{ V}, \text{ HS (high-speed main) mode)}$

Parameter	Symbol	Cond	MIN.	TYP.	MAX.	Unit	
Resolution	RES				8		bit
Conversion time	t CONV	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		VBGR Note 3	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.
- **4.** When reference voltage (–) = Vss, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the MAX. value when reference voltage (–) = AV_{REFM}. Integral linearity error: Add ± 0.5 LSB to the MAX. value when reference voltage (–) = AV_{REFM}. Differential linearity error: Add ± 0.2 LSB to the MAX. value when reference voltage (–) = AV_{REFM}.

2.6.2 Temperature sensor/internal reference voltage characteristics

		···) / · · ·) / · · · · · · · · · · ·		,,		
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25 $^{\circ}$ C		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	Fvtmps	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$ (HS (high-speed main) mode)




2.6.3 POR circuit characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.47	1.51	1.55	V
	VPDR	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width ^{Note}	Tpw		300			μs

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





2.6.4 LVD circuit characteristics

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVD0	Power supply rise time	3.98	4.06	4.14	V
voltage			Power supply fall time	3.90	3.98	4.06	V
		VLVD1	Power supply rise time	3.68	3.75	3.82	V
			Power supply fall time	3.60	3.67	3.74	V
		VLVD2	Power supply rise time	3.07	3.13	3.19	V
			Power supply fall time	3.00	3.06	3.12	V
		VLVD3	Power supply rise time	2.96	3.02	3.08	V
			Power supply fall time	2.90	2.96	3.02	V
		VLVD4	Power supply rise time	2.86	2.92	2.97	V
			Power supply fall time	2.80	2.86	2.91	V
		VLVD5	Power supply rise time	2.76	2.81	2.87	V
			Power supply fall time	2.70	2.75	2.81	V
		VLVD6	Power supply rise time	2.66	2.71	2.76	V
			Power supply fall time	2.60	2.65	2.70	V
		VLVD7	Power supply rise time	2.56	2.61	2.66	V
			Power supply fall time	2.50	2.55	2.60	V
		VLVD8	Power supply rise time	2.45	2.50	2.55	V
			Power supply fall time	2.40	2.45	2.50	V
		VLVD9	Power supply rise time	2.05	2.09	2.13	V
			Power supply fall time	2.00	2.04	2.08	V
		VLVD10	Power supply rise time	1.94	1.98	2.02	V
			Power supply fall time	1.90	1.94	1.98	V
		VLVD11	Power supply rise time	1.84	1.88	1.91	V
			Power supply fall time	1.80	1.84	1.87	V
		VLVD12	Power supply rise time	1.74	1.77	1.81	V
			Power supply fall time	1.70	1.73	1.77	V
		VLVD13	Power supply rise time	1.64	1.67	1.70	V
			Power supply fall time	1.60	1.63	1.66	V
Minimum pı	ulse width	tLw		300			μs
Detection d	elay time	t LD				300	μs



LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +85°C, VPDR \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol		Conc	litions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	VLVDA0	VPOC2,	VPOC1, VPOC0 = 0, 0, 0	, falling reset voltage	1.60	1.63	1.66	V
mode	VLVDA1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V
				Falling interrupt voltage	1.70	1.73	1.77	V
	VLVDA2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V
				Falling interrupt voltage	1.80	1.84	1.87	V
	VLVDA3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDB1	VPOC2,	, VPOC1, VPOC0 = 0, 0, 1	, falling reset voltage	1.80	1.84	1.87	V
	VLVDB2		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
				Falling interrupt voltage	1.90	1.94	1.98	V
	VLVDB3		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V
VLVDB4			Falling interrupt voltage	2.00	2.04	2.08	V	
		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V	
			Falling interrupt voltage	3.00	3.06	3.12	V	
	VLVDC0	VPOC2,	VPOC2, VPOC1, VPOC0 = 0, 1, 0, falling reset voltage			2.45	2.50	V
	VLVDC1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
				Falling interrupt voltage	2.50	2.55	2.60	V
	VLVDC2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	VLVDC3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.68	3.75	3.82	V
				Falling interrupt voltage	3.60	3.67	3.74	V
	VLVDD0	VPOC2,	, VPOC1, VPOC0 = 0, 1, 1	, falling reset voltage	2.70	2.75	2.81	V
	VLVDD1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDD2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
				Falling interrupt voltage	2.90	2.96	3.02	V
	VLVDD3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.98	4.06	4.14	V
				Falling interrupt voltage	3.90	3.98	4.06	V

2.6.5 Supply voltage rise time

(T_A = -40 to +85°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 30.4 AC Characteristics.

2.7 LCD Characteristics

2.7.1 Resistance division method

(1) Static display mode

(TA = -40 to +85°C, VL4 (MIN.) \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.0		VDD	V

(2) 1/2 bias method, 1/4 bias method

(TA = -40 to +85°C, VL4 (MIN.) \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.7		VDD	V

(3) 1/3 bias method

$(T_A = -40 \text{ to } +85^{\circ}C, V_{L4} \text{ (MIN.)} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.5		Vdd	V



2.7.2 Internal voltage boosting method

(1) 1/3 bias method

(T_A = -40 to +85°C, 1.8 V \leq V_DD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Cond	litions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1	C1 to C4 ^{Note 1}	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 <i>µ</i> F	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	VL2	C1 to C4 ^{Note 1} =	= 0.47 <i>μ</i> F	2 V _{L1} - 0.1	2 V _{L1}	2 VL1	V
Tripler output voltage	VL4	C1 to C4 ^{Note 1} =	= 0.47 <i>μ</i> F	3 V∟1 – 0.15	3 VL1	3 VL1	V
Reference voltage setup time Note 2	tvwai⊤1			5			ms
Voltage boost wait time ^{Note 3}	tvwait2	C1 to C4 ^{Note 1} =	= 0.47 <i>μ</i> F	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between $V_{\mbox{\tiny L1}}$ and GND

C3: A capacitor connected between V_{L2} and GND

C4: A capacitor connected between V_{L4} and GND

 $C1 = C2 = C3 = C4 = 0.47 \ \mu F \pm 30\%$

- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- **3.** This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

(2) 1/4 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1 Note 4	C1 to C5 ^{Note 1}	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 <i>µ</i> F	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	VL2	C1 to C5 ^{Note 1} =	0.47 <i>μ</i> F	2 VL1-0.08	2 VL1	2 VL1	V
Tripler output voltage	VL3	C1 to C5 ^{Note 1} =	0.47 <i>μ</i> F	3 VL1 - 0.12	3 VL1	3 VL1	V
Quadruply output voltage	VL4 Note 4	C1 to C5 ^{Note 1} =	0.47 <i>μ</i> F	4 VL1-0.16	4 VL1	4 VL1	V
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait time ^{Note 3}	tvwait2	C1 to C5 ^{Note 1} =	0.47 <i>μ</i> F	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

- C2: A capacitor connected between VL1 and GND
- C3: A capacitor connected between V_{L2} and GND
- C4: A capacitor connected between VL3 and GND

C5: A capacitor connected between $V_{{\scriptscriptstyle L4}}$ and GND

- C1 = C2 = C3 = C4 = C5 = 0.47 µF±30%
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).
- 4. VL4 must be 5.5 V or lower.

2.7.3 Capacitor split method

1/3 bias method

(TA = -40 to +85°C, 2.2 V \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VL4 voltage	VL4	C1 to C4 = 0.47 μ F ^{Note 2}		VDD		V
V∟₂ voltage	VL2	C1 to C4 = 0.47 μ F ^{Note 2}	2/3 V _{L4} - 0.1	2/3 VL4	2/3 V _{L4} + 0.1	V
V _{L1} voltage	V _{L1}	C1 to C4 = 0.47 μ F ^{Note 2}	1/3 VL4 - 0.1	1/3 VL4	1/3 V _{L4} + 0.1	V
Capacitor split wait time ^{Note 1}	tvwait		100			ms



- Notes 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).
 - 2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

- C2: A capacitor connected between $V_{\mbox{\tiny L1}}$ and GND
- C3: A capacitor connected between $V_{\mbox{\tiny L2}}$ and GND
- C4: A capacitor connected between $V_{\mbox{\tiny L4}}$ and GND
- $C1 = C2 = C3 = C4 = 0.47 \ \mu F \pm 30\%$




<R>

2.8 RAM Data Retention Characteristics

(T_A = -40 to +85°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.46 ^{Note}		5.5	V

<R> Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



2.9 Flash Memory Programming Characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
	System clock frequency	fclĸ	$1.8 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$			24	MHz
<r></r>	Number of code flash rewrites Note 1, 2, 3	Cerwr	Retained for 20 years T _A = 85°C				Times
<r></r>	Number of data flash rewrites Note 1, 2, 3		Retained for 1 year $T_A = 25^{\circ}C$		1,000,000		
<r></r>			Retained for 5 years $T_A = 85^{\circ}C$				
<r></r>			Retained for 20 years $T_A = 85^{\circ}C$	10,000			

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.

- The retaining years are until next rewrite after the rewrite.
- 2. When using flash memory programmer and Renesas Electronics self programming library
- 3. This characteristic indicates the flash memory characteristic and based on Renesas Electronics reliability test.

Remark When updating data multiple times, use the flash memory as one for updating data.

2.10 Dedicated Flash Memory Programmer Communication (UART)


$(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate During flash memory progra		During flash memory programming	115,200		1,000,000	bps



2.11 Timing Specifications for Switching Flash Memory Programming Modes

Parameter Symbo		Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	ts∪	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	tно	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after a reset is released during this period.
 - $t_{\text{SU:}}$ Time to release the external reset after the TOOL0 pin is set to the low level
 - thD: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)



3. ELECTRICAL SPECIFICATIONS (G: $T_A = -40$ to $+105^{\circ}$ C)

This chapter describes the electrical specifications for the products "G: Industrial applications ($T_A = -40$ to +105°C)".

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. With products not provided with an EVDD or EVss pin, replace EVDD with VDD, or replace EVss with Vss.
 - For derating with T_A = +85 to +105°C, contact our Sales Division or the vender's sales division. Derating means the specified reduction in an operating parameter to improve reliability.



Parameter	Арр	lication
	A: Consumer applications, G: Industrial applications (with TA = -40 to +85°C)	G: Industrial applications
Operating ambient temperature	T _A = -40 to +85°C	T _A = -40 to +105°C
Operating mode	HS (high-speed main) mode:	HS (high-speed main) mode only:
Operating voltage range	2.7 V \leq V_{DD} \leq 5.5 V@1 MHz to 32 MHz	2.7 V \leq V_{DD} \leq 5.5 V@1 MHz to 32 MHz
	2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz	2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
	LS (low-speed main) mode:	
	1.8 V \leq V_{DD} \leq 5.5 V@1 MHz to 8 MHz	
	LV (low-voltage main) mode:	
	1.6 V \leq V_DD \leq 5.5 V@1 MHz to 4 MHz	
High-speed on-chip oscillator clock	$1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$:	$2.4~V \leq V_{\text{DD}} \leq 5.5~V:$
accuracy	±1.0%@ T _A = -20 to +85°C	±2.0%@ T _A = +85 to +105°C
	±1.5%@ T _A = -40 to -20°C	±1.0%@ T _A = -20 to +85°C
	$1.6 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}$:	±1.5%@ T _A = -40 to -20°C
	±5.0%@ T _A = -20 to +85°C	
	±5.5%@ T _A = -40 to -20°C	
Serial array unit	UART	UART
	CSI00: fcLk/2 (supporting 16 Mbps), fcLk/4	CSI00: fclк/4
	CSI01	CSI01
	Simplified I ² C communication	Simplified I ² C communication
IICA	Normal mode	Normal mode
	Fast mode	Fast mode
	Fast mode plus	
Voltage detector	Rise detection voltage: 1.67 V to 4.06 V	Rise detection voltage: 2.61 V to 4.06 V
	(14 levels)	(8 levels)
	Fall detection voltage: 1.63 V to 3.98 V	Fall detection voltage: 2.55 V to 3.98 V
	(14 levels)	(8 levels)

There are following differences between the products "G: Industrial applications ($T_A = -40$ to $+105^{\circ}$ C)" and the products "A: Consumer applications, and G: Industrial applications ($T_A = -40$ to $+85^{\circ}$ C)".

Remark The electrical characteristics of the products G: Industrial applications ($T_A = -40$ to $+105^{\circ}C$) are different from those of the products "A: Consumer applications, and G: Industrial applications (only with $T_A = -40$ to $+85^{\circ}C$)". For details, refer to **3.1** to **3.10**.



(1/3)

3.1 Absolute Maximum Ratings

Parameter	Symbols	Conditions	Ratings	Unit	
Supply voltage	Vdd	V _{DD} = EV _{DD}	-0.5 to +6.5	V	
	EVDD	V _{DD} = EV _{DD}	-0.5 to +6.5	V	
	EVss		-0.5 to +0.3	V	
REGC pin input voltage	VIREGC	-0.3 to +2.8 and -0.3 to $V_{\rm DD}$ + 0.3 Note1	V		
Input voltage	VI1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	-0.3 to EV_DD + 0.3 and -0.3 to V_DD + $0.3^{\text{Note 2}}$	V	
	V ₁₂	P60, P61 (N-ch open-drain)	-0.3 to EV _{DD} + 0.3 and -0.3 to V _{DD} + 0.3 ^{Note 2}	V	
	V _{I3}	P20, P21, P121 to P124, P137, EXCLK, EXCLKS, RESET	-0.3 to V _{DD} + 0.3 ^{Note 2}	V	
Output voltage	Vo1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147	-0.3 to EV _{DD} + 0.3 and -0.3 to V _{DD} + 0.3 ^{Note 2}	V	
	V _{O2}	P20, P21	-0.3 to V _{DD} + 0.3 ^{Note 2}	V	
Analog input voltage	VAI1	ANI16 to ANI23	-0.3 to EV _{DD} + 0.3 and -0.3 to AV _{REF} (+) + 0.3 ^{Notes 2, 3}	V	
	VAI2	ANIO, ANI1	-0.3 to V _{DD} + 0.3 and -0.3 to AV _{REF} (+) + 0.3 ^{Notes 2, 3}	V	

Notes 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

- 2. Must be 6.5 V or lower.
- 3. Do not exceed $AV_{REF}(+) + 0.3 V$ in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - 2. $AV_{REF}(+)$: + side reference voltage of the A/D converter.
 - 3. Vss : Reference voltage



(2/3)

Absolute Maximum Ratings (T_A = 25°C)

	0 (,			· · /
Parameter	Symbols		Conditions	Ratings	Unit
LCD voltage V _{L1}		VL1 voltage ^{Note 1}		-0.3 to +2.8 and -0.3 to V _{L4} + 0.3	V
	VL2	VL2 voltage ^{Note 1}		-0.3 to V _{L4} + 0.3 ^{Note 2}	V
VL3 VL4		VL3 voltage ^{Note 1}		–0.3 to V_{L4} + 0.3 $^{Note\ 2}$	V
		VL4 voltage ^{Note 1}		-0.3 to +6.5	V
	VLCAP	CAPL, CAPH vo	tage ^{Note 1}	–0.3 to VL4 + 0.3 $^{\rm Note~2}$	V
VLOUT	VLOUT	COM0 to COM7, SEG0 to	External resistance division method	-0.3 to V _{DD} + 0.3 ^{Note 2}	V
		SEG38,	Capacitor split method	-0.3 to V _{DD} + 0.3 ^{Note 2}	
		output voltage	Internal voltage boosting method	-0.3 to V _{L4} + 0.3 ^{Note 2}	

Notes 1. This value only indicates the absolute maximum ratings when applying voltage to the VL1, VL2, VL3, and VL4 pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to Vss via a capacitor (0.47 μ F ± 30%) and connect a capacitor (0.47 μ F ± 30%) between the CAPL and CAPH pins.

- 2. Must be 6.5 V or lower.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Vss : Reference voltage



Absolute Maximum Ratings (T_A = 25°C)

(3/3)

		-)			(••••)
Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147	-40	mA
		Total of all pins –170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	-70	mA
			P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125 to P127	-100	mA
	Іон2	Per pin	P20, P21	-0.5	mA
		Total of all pins		-1	mA
Output current, low	lol1	Per pin	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147	40	mA
		Total of all pins 170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	70	mA
			P15 to P17, P30 to P32, P50 to P54, P60, P61, P70 to P74, P125 to P127	100	mA
	IOL2	Per pin	P20, P21	1	mA
		Total of all pins		2	mA
Operating ambient	TA	In normal operation mode		-40 to +105	°C
temperature		In flash memory p	programming mode		
Storage temperature	Tstg			–65 to +150	°C

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



3.2 Oscillator Characteristics

3.2.1 X1, XT1 oscillator characteristics

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation Ceramic resonator/		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1.0		20.0	MHz
frequency (fx) ^{Note} crystal resonator	crystal resonator	$2.4~V \leq V_{\text{DD}} < 2.7~V$	1.0		16.0	MHz
XT1 clock oscillation frequency (fxT) ^{Note}	Crystal resonator		32	32.768	35	kHz

- **Note** Indicates only permissible oscillator frequency ranges. Refer to **3.4 AC Characteristics** for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.
- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

3.2.2 On-chip oscillator characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$

Oscillators	Parameters		Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency ^{Notes 1, 2}	fін			1		24	MHz
High-speed on-chip oscillator		–20 to +85°C	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	-1		+1	%
clock frequency accuracy		–40 to –20°C	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	-1.5		+1.5	%
		+85 to +105°C	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to 3.4 AC Characteristics for instruction execution time.



3.3 DC Characteristics

3.3.1 Pin characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS}} = 0 \text{ V})$

(1/5)

Items	Symbol		Conditions				MAX.	Unit
Output current, high ^{Note 1}	Іон1	•	Per pin for P10 to P17, P30 to P32, P40 to P70 to P74, P120, P125 to P127, P130, P				-3.0 Note 2	mA
		Total of P10 to P14, F	otal of P10 to P14, P40 to P43, P120,				-30.0	mA
		P130, P140 to P147	130, P140 to P147 When duty = 70% ^{Note 3})				-8.0	mA
		(when duty = 70%					-4.0	mA
		Total of P15 to P17, F	230 to P32,	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$			-30.0	mA
		P50 to P54, P70 to P	,	$2.7~V \leq EV_{\text{DD}} < 4.0~V$			-15.0	mA
		(When duty = 70% ^{Not})	$2.4~V \leq EV_{\text{DD}} < 2.7~V$			-8.0	mA
		Total of all pins (When duty = 70% ^{Note}	³)				-60.0	mA
	Іон2	P20, P21	Per pin				-0.1	mA
			Total of all pins	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			-0.2	mA

- Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the V_{DD} and EV_{DD} pins to an output pin.
 - 2. Do not exceed the total current value.
 - **3.** Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IOH × 0.7)/(n × 0.01)
- <Example> Where n = 80% and IoH = -30.0 mA

Total output current of pins = $(-30.0 \times 0.7)/(80 \times 0.01) \cong -26.25$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P10, P12, P15, and P17 do not output high level in N-ch open-drain mode.



	,		,	,				•
Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Output current, Iow ^{Note 1}	Iol1	•	10 to P17, P30 to P32, P40 P120, P125 to P127, P130				8.5 Note 2	mA
		Per pin for P	60, P61				15.0 Note 2	mA
		Total of P10	to P14, P40 to P43, P120,	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$			40.0	mA
		P130, P140		$2.7~V \leq EV_{\text{DD}} < 4.0~V$			15.0	mA
	(When duty =	= /0% *****)	$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 2.7 \text{ V}$			9.0	mA	
		Total of P15	Total of P15 to P17, P30 to P32, P50	$4.0~V \le EV_{\text{DD}} \le 5.5~V$			40.0	mA
			P61, P70 to P74,	$2.7~V \le EV_{DD} < 4.0~V$			35.0	mA
		P125 to P12 (When duty =		$2,4 \text{ V} \le \text{EV}_{\text{DD}} < 2.7 \text{ V}$			20.0	mA
		Total of all pir (When duty =					80.0	mA
	Iol2	P20, P21 Per pin					0.4	mA
			Total of all pins	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			0.8	mA

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$



Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the V_{DD} and EV_{DD} pins to an output pin.

- 2. Do not exceed the total current value.
- Specification under conditions where the duty factor ≤ 70%. The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).
 - Total output current of pins = $(I_{OL} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and IoL = 40.0 mA

Total output current of pins = $(40.0 \times 0.7)/(80 \times 0.01) \cong 35.0 \text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.



	-					<u> </u>	(3/3
Items	Symbol	Conditions	1	MIN.	TYP.	MAX.	Unit
Input voltage, high	ViH1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0.8EVDD	EVDD EVDD EVDD EVDD EVDD VDD	V	
	VIH2	P10, P11, P15, P16	TTL input buffer 4.0 V \leq EV _{DD} \leq 5.5 V	2.2		EVdd	V
			TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$	2.0		EVDD	V
			TTL input buffer 2.4 V \leq EV _{DD} $<$ 3.3 V	1.50		EVDD	V
	Vінз	P20, P21		0.7Vdd		VDD	V
	VIH4	P60, P61		0.7EVDD		EVDD	V
	VIH5	P121 to P124, P137, EXCLK, EXCLKS	S, RESET	0.8Vdd		Vdd	V
Input voltage, low	VIL1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0		0.2EV _{DD}	V
	VIL2	P10, P11, P15, P16	TTL input buffer 4.0 V \leq EV _{DD} \leq 5.5 V	0		0.8	V
			TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$	0		0.5	V
			TTL input buffer $2.4 \text{ V} \leq EV_{\text{DD}} < 3.3 \text{ V}$	0		0.32	V
	P125 to P127, P140 to P147 TTL i VIH2 P10, P11, P15, P16 TTL i VIH2 P10, P11, P15, P16 TTL i VIH3 P20, P21 TTL i VIH3 P20, P21 VIH4 VIH5 P121 to P124, P137, EXCLK, EXCLKS, RES Dut voltage, low VIL1 P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147 Norm VIL2 P10, P11, P15, P16 TTL i VIL2 P10, P11, P15, P16 TTL i		0		0.3VDD	V	
	VIL4	P60, P61	0		0.3EVDD	V	
	VIL5	P121 to P124, P137, EXCLK, EXCLKS	S, RESET	0		0.2VDD	V

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$



Caution The maximum value of Vi of pins P10, P12, P15, and P17 is EVDD, even in the N-ch open-drain mode.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	Voh1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120,	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -3.0 \ \text{mA} \end{array}$	EV _{DD} – 0.7			V
		P125 to P127, P130, P140 to P147	$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \text{I}_{\text{OH1}} = -2.0 \ \text{mA} \end{array}$	EV _{DD} – 0.6			V
			$2.4 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$ $I_{\text{OH1}} = -1.5 \text{ mA}$	EV _{DD} – 0.5			V
	Voh2	P20, P21	$2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ Ioh2 = -100 μ A	V _{DD} - 0.5			V
Output voltage, low	Vol1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120,	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \end{array} \label{eq:eq:electropy}$			0.7	V
			$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \label{eq:DD}$			0.6	V
			$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 1.5 \ mA \end{array} \end{array} \label{eq:eq:electropy}$			0.4	>
			$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 0.6 \ mA \end{array} \end{array} \label{eq:DD}$			0.4	V
	Vol2	P20, P21	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $I_{\text{OL2}} = 400 \ \mu \text{ A}$			0.4	V
	Vol3	P60, P61	$4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$ $I_{\text{OL3}} = 15.0 \text{ mA}$			2.0	V
			$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 5.0 \ mA \end{array} \label{eq:DD}$			0.4	V
			$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 3.0 \ \text{mA} \end{array} \end{array}$			0.4	V
			$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 2.0 \ mA \end{array} \label{eq:DD}$			0.4	V

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$



Caution P10, P12, P15, and P17 do not output high level in N-ch open-drain mode.



Items	Symbol	Conditio	$V_{I} = EV_{DD}$ $V_{I} = V_{DD}$ $V_{I} = V_{DD}$ In input port of external clock input		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ilih1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147	VI = EV _{DD}				1	μA
	ILIH2	P20, P21, P137, RESET	VI = VDD				1	μA
	Ілнз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = VDD	In input port or external clock input			1	μA
				In resonator connection			10	μA
Input leakage current, low	Ilili	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147	VI = EVss				-1	μA
	ILIL2	P20, P21, P137, RESET	VI = VSS				-1	μA
	ILIL3	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = VSS	In input port or external clock input			-1	μA
				In resonator connection			-10	μA
On-chip pll-up	Ruı	VI = EVss	SEGxx po	rt				
resistance			2.4 V ≤ I	$EV_{DD} = V_{DD} \le 5.5 V$	10	20	100	kΩ
	Ru2			⁻ than above P60, P61, and	10	20	100	kΩ

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

(5/5)



3.3.2 Supply current characteristics

(TA = -40 to +105°C, 2.4 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

(1/3)

Deve ve et ev	Currech el	1		Canditiana		,	MAINI			
Parameter	Symbol	0 "		Conditions			MIN.	TYP.	MAX.	Unit
Supply current	IDD1	Operating mode	HS (high- speed main)	f _{IH} = 24 MHz ^{Note 3}	Basic	V _{DD} = 5.0 V		1.5		mA
Note 1		mode	mode Note 5		operation	V _{DD} = 3.0 V		1.5		mA
					Normal	V _{DD} = 5.0 V		3.3	5.3	mA
					operation	V _{DD} = 3.0 V		3.3	5.3	mA
				f _{IH} = 16 MHz ^{Note 3}	Normal	V _{DD} = 5.0 V		2.5	3.9	mA
					operation	V _{DD} = 3.0 V		2.5	3.9	mA
			HS (high-	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		2.8	4.7	mA
			speed main) mode Note 5	V _{DD} = 5.0 V	operation	Resonator connection		3.0	4.8	mA
			mode	f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		2.8	4.7	mA
				V _{DD} = 3.0 V	operation	Resonator connection		3.0	4.8	mA
				f _{MX} = 10 MHz ^{Note 2} ,	Normal	Square wave input		1.8	2.8	mA
				V _{DD} = 5.0 V	operation	Resonator connection		1.8	2.8	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		1.8	2.8	mA
				V _{DD} = 3.0 V	operation	Resonator connection		1.8	2.8	mA
			Subsystem	fsuв = 32.768 kHz	Normal	Square wave input		3.5	4.9	μA
			clock	Note 4	operation	Resonator connection		3.6	5.0	μA
			operation	T _A = -40°C						
				f _{SUB} = 32.768 kHz	Normal	Square wave input		3.6	4.9	μA
				T _A = +25°C	operation	Resonator connection		3.7	5.0	μA
				fsuв = 32.768 kHz	Normal	Square wave input		3.7	5.5	μA
				Note 4	operation	Resonator connection		3.8	5.6	μA
				T _A = +50°C						-
				fsuв = 32.768 kHz	Normal	Square wave input		3.8	6.3	μA
				Note 4	operation	Resonator connection		3.9	6.4	μA
				T _A = +70°C						
				fsue = 32.768 kHz	Normal	Square wave input		4.1	7.7	μA
				Note 4	operation	Resonator connection		4.2	7.8	μA
				$T_A = +85^{\circ}C$					40 7	
				f _{SUB} = 32.768 kHz Note 4	Normal operation	Square wave input		6.4	19.7	μA
				T _A = +105°C	operation	Resonator connection		6.5	19.8	μA

(Notes and Remarks are listed on the next page.)



- **Notes 1.** Total current flowing into V_{DD} and EV_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD} or Vss, EVss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, watchdog timer, and LCD controller/driver.
 - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 V \le V_{DD} \le 5.5 V@1 MHz$ to 24 MHz $2.4 V \le V_{DD} \le 5.5 V@1 MHz$ to 16 MHz
- **Remarks 1.** fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fil: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - **4.** Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



		•, =:= • =		$0 \leq 5.5 \text{ V}, \text{ VSS} = \text{EVS}$					(Z/S)
Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT	HS (high-	f⊪ = 24 MHz ^{Note 4}	V _{DD} = 5.0 V		0.44	2.3	mA
Current Note 1	Note 2	mode	speed main) mode ^{Note 7}		V _{DD} = 3.0 V		0.44	2.3	mA
				fi⊢ = 16 MHz ^{Note 4}	V _{DD} = 5.0 V		0.40	1.7	mA
					V _{DD} = 3.0 V		0.40	1.7	mA
			HS (high-	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.9	mA
			speed main) mode Note 7	V _{DD} = 5.0 V	Resonator connection		0.45	2.0	mA
				f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.9	mA
				V _{DD} = 3.0 V	Resonator connection		0.45	2.0	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.19	1.02	mA
				V _{DD} = 5.0 V	Resonator connection		0.26	1.10	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.19	1.02	mA
				V _{DD} = 3.0 V	Resonator connection		0.26	1.10	mA
	Subsystem	fsue = 32.768 kHz ^{Note 5}	Square wave input		0.31	0.57	μA		
		clock	T _A = −40°C	Resonator connection		0.50	0.76	μA	
			operation	fsue = 32.768 kHz ^{Note 5}	Square wave input		0.37	0.57	μA
				T _A = +25°C	Resonator connection		0.56	0.76	μA
				fsue = 32.768 kHz ^{Note 5}	Square wave input		0.46	1.17	μA
				T _A = +50°C	Resonator connection		0.65	1.36	μA
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.57	1.97	μA
				T _A = +70°C	Resonator connection		0.76	2.16	μA
				f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		0.85	3.37	μA
				T _A = +85°C	Resonator connection		1.04	3.56	μA
				f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		3.04	15.37	μA
				T _A = +105°C	Resonator connection		3.23	15.56	μA
	IDD3 ^{Note 6}	STOP	T _A = -40°C				0.17	0.50	μA
	mode Note 8	T _A = +25°C				0.23	0.50	μA	
		T _A = +50°C				0.32	1.10	μA	
			$T_{A} = +70^{\circ}C$ $T_{A} = +85^{\circ}C$				0.43	1.90	μA
							0.71	3.30	μA
			T _A = +105°C				2.90	15.30	μA

(TA = -40 to +105°C, 2.4 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

(2/3)

(Notes and $\ensuremath{\textit{Remarks}}$ are listed on the next page.)

- **Notes 1.** Total current flowing into V_{DD} and EV_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD} or V_{SS}, EV_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - **3.** When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer, watchdog timer, and LCD controller/driver.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \text{ V} \le V_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 24 MHz
 - 2.4 V \leq VDD \leq 5.5 V@1 MHz to 16 MHz
 - 8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



(T _A = –40 to +	105°C, 2.	$4 V \le EV_{DD} = V_{DI}$	o ≤ 5.5 V , Vss ∹	= EVss = 0 V)				(3/3
Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Low-speed on- chip oscillator operating current	_{FIL} Note 1					0.20		μA
RTC operating current	IRTC Notes 1, 2, 3	fmain is stopped				0.08		μA
12-bit interval timer current	I⊤ Notes 1, 2, 4					0.08		μA
Watchdog timer operating current	IWDT Notes 1, 2, 5	f⊪ = 15 kHz				0.24		μA
A/D converter operating current	IADC Notes 1, 6	When conversion at maximum speed		$V_{REFP} = V_{DD} = 5.0 V$ de, AV _{REFP} = V _{DD} = 3.0 V		1.3 0.5	1.7 0.7	mA mA
A/D converter reference voltage current	IADREF Note 1		1			75.0		μA
Temperature sensor operating current	ITMPS Note 1					75.0		μA
LVD operating current	ILVD Notes 1, 7					0.08		μA
Self- programming operating current	IFSP Notes 1, 9					2.50	12.20	mA
BGO operating current	BGO Notes 1, 8					2.50	12.20	mA
LCD operating current	ILCD1 Notes 11, 12	External resistance	division method	$V_{DD} = EV_{DD} = 5.0 V$ $V_{L4} = 5.0 V$		0.04	0.20	μA
	ILCD2 Note 11	Internal voltage boo	osting method	V _{DD} = EV _{DD} = 5.0 V V _{L4} = 5.1 V (VLCD = 12H)		1.12	3.70	μA
				V _{DD} = EV _{DD} = 3.0 V V _{L4} = 3.0 V (VLCD = 04H)		0.63	2.20	μA
	ILCD3 Note 11	Capacitor split meth	nod	$V_{DD} = EV_{DD} = 3.0 V$ $V_{L4} = 3.0 V$		0.12	0.50	μA
SNOOZE	DZE IsNoz ^{Note 1} ADC operation The		The mode is perfo	rmed Note 10		0.50	1.10	mA
operating current	The A/D conversion				1.20	2.04	mA	
		CSI/UART operatio	n			0.70	1.54	mA

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$

(3/3)

(Notes and Remarks are listed on the next page.)

- Notes 1. Current flowing to VDD.
 - 2. When high speed on-chip oscillator and high-speed system clock are stopped.
 - 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
 - 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
 - 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
 - 6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
 - 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
 - 8. Current flowing only during data flash rewrite.
 - 9. Current flowing only during self programming.
 - **10.** For shift time to the SNOOZE mode.
 - 11. Current flowing only to the LCD controller/driver. The supply current value of the RL78 microcontrollers is the sum of the LCD operating current (ILCD1, ILCD2 or ILCD3) to the supply current (IDD1 or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.

The TYP. value and MAX. value are following conditions.

- When fsuB is selected for system clock, LCD clock = 128 Hz (LCDC0 = 07H)
- 4-Time-Slice, 1/3 Bias Method
- **12.** Not including the current that flows through the external divider resistor when the external resistance division method is used.
- **Remarks 1.** fil: Low-speed on-chip oscillator clock frequency
 - 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 3. fclk: CPU/peripheral hardware clock frequency
 - 4. Temperature condition of the TYP. value is T_A = 25°C



3.4 AC Characteristics

3.4.1 Basic operation

(TA = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = 0 V)

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсү	Main		$2.7V\!\leq\!V_{DD}\!\leq\!5.5V$	0.04167		1	μs
instruction execution time)		system clock (f _{MAIN}) operation	main) mode	$2.4 V \le V_{DD} \le 2.7 V$	0.0625		1	μs
		Subsystem of	lock (fsuв)	$2.4 V \leq V_{DD} \leq 5.5 V$	28.5	30.5	31.3	μs
		operation						
		In the self	HS (high-speed	$2.7V\!\leq\!V_{DD}\!\leq\!5.5V$	0.04167		1	μs
		programming mode	main) mode	$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μs
External system clock frequency	f _{EX}	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq$	≦ 5.5 V		1.0		20.0	MHz
		$2.4 V \le V_{DD}$	< 2.7 V		1.0		16.0	MHz
	fexs				32		35	kHz
External system clock input high-	texh, texl	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq$	≦ 5.5 V		24			ns
level width, low-level width		$2.4 V \le V_{DD}$	< 2.7 V		30			ns
	texhs, texls				13.7			μs
TI00 to TI07 input high-level width, low-level width	tтıн, tтı∟				1/fмск+10			ns
TO00 to TO07 output frequency	fто	HS (high-spe	ed 4.0 V :	$\leq EV_{DD} \leq 5.5 V$			16	MHz
		main) mode	2.7 V :	≤ EV _{DD} < 4.0 V			8	MHz
			2.4 V :	≤ EV _{DD} < 2.7 V			4	MHz
PCLBUZ0, PCLBUZ1 output	f PCL	HS (high-spe	ed 4.0 V :	$\leq EV_{DD} \leq 5.5 V$			16	MHz
frequency		main) mode	2.7 V :	≤ EV _{DD} < 4.0 V			8	MHz
			2.4 V :	≤ EV _{DD} < 2.7 V			4	MHz
Interrupt input high-level width,	tinth,	INTP0	2.4 V :	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$	1			μs
low-level width	t intl	INTP1 to INT	P7 2.4 V :	$\leq EV_{DD} \leq 5.5 V$	1			μs
Key interrupt input low-level width	t kr	KR0 to KR3	2.4 V :	$\leq EV_{DD} \leq 5.5 V$	250			ns
RESET low-level width	trsl				10			μs

Remark fmck: Timer array unit operation clock frequency


(Operation clock to be set by the CKS0n bit of timer mode register 0n (TMR0n).

n: Channel number (n = 0 to 7))




Minimum Instruction Execution Time during Main System Clock Operation


TCY VS VDD (HS (high-speed main) mode)




AC Timing Test Points



External System Clock Timing



TI/TO Timing





3.5 Peripheral Functions Characteristics

AC Timing Test Points



3.5.1 Serial array unit

(1) During communication at same potential (UART mode) ($T_A = -40$ to +105°C, 2.4 V $\leq EV_{DD} = V_{DD} \leq 5.5$ V, Vss = EVss = 0 V)

Parameter	Symbol	Conditions	HS (high-spee	ed main) Mode	Unit
			MIN.	MAX.	
Transfer rate Note 1				fмск/12	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 2}$		2.0	Mbps


Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:


HS (high-speed main) mode: 24 MHz ($2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$) 16 MHz ($2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0), g: PIM and POM number (g = 1)

 fmcκ: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))

Parameter	Symbol	Cond	itions	HS (high-spee	ed main) Mode	Unit
				MIN.	MAX.	
SCKp cycle time	tkCY1	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		334 ^{Note 1}		ns
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		500 ^{Note 1}		ns
SCKp high-/low-level width	t кн1,	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$		tĸcy1/2 – 24		ns
	t ĸ∟1	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		tkcy1/2 - 36		ns
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		tĸcy1/2 - 76		ns
SIp setup time (to SCKp [↑]) ^{Note 2}	tsik1	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		66		ns
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		113		ns
SIp hold time (from SCKp↑) Note 3	tksi1	$2.4~V \le EV_{\text{DD}} \le 5.5~V$		38		ns
Delay time from SCKp↓ to SOp output ^{Note 4}	tkso1	C = 30 pF ^{Note 5}	$2.4~V \le EV_{\text{DD}} \le 5.5~V$		50	ns

(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) (T_A = -40 to +105°C, 2.4 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Notes 1. Set a cycle of 4/fmck or longer.

- **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 5. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM numbers (g = 1)

 fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))



2/fмск+66

2/fмск+66

2/fмск + 113

ns

ns

Ns

Delay time from SCKp↓

to SOp output Note 3

Parameter	Symbol	Con	ditions	HS (high-speed main) Mode		Unit
				MIN.	MAX.	
SCKp cycle time Note 5	t ксү2	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$	20 MHz < fмск	16/f мск		ns
			fмск $\leq 20 \text{ MHz}$	12/fмск		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}$	16 MHz < fмск	16/f мск		ns
			fмск ≤ 16 MHz	12/fмск		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$		12/fмск and 1000		ns
SCKp high-/low-level	t кн2,	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$		tксү2/2 – 14		ns
width	tĸ∟2	$2.7 V \le EV_{DD} < 4.0 V$ $2.4 V \le EV_{DD} < 2.7 V$		tксү2/2 – 16		ns
				tксү2/2 – 36		ns
SIp setup time	tsik2	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$			ns
(to SCKp↑) ^{Note 1}		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 2.7 \text{ V}$		1/fмск + 60		ns
SIp hold time (from SCKp↑) ^{Note 2}	tksi2	$2.4 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		1/fмск + 62		ns

(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

 $4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$

 $2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}$

 $2.4 \text{ V} \le \text{EV}_{\text{DD}} < 2.7 \text{ V}$

- **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 4. C is the load capacitance of the SOp output lines.
- 5. Transfer rate in the SNOOZE mode : MAX. 1 Mbps

C = 30 pF Note 4

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).


- **Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1),
 - g: PIM number (g = 1)

tkso2


2. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))

CSI mode connection diagram (during communication at same potential)









CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)





2. m: Unit number, n: Channel number (mn = 00, 01)

(4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2) (T_A = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Parameter Symbol		Conditions		HS (high-speed main) Mode		Unit
					MIN.	MAX.	
Transfer rate		Reception	$2.7 V \le V_b \le 4.0 V$			fмск/12 ^{Note 1}	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 2}$		2.0	Mbps
			$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V},$		fмск/12 Note 1	bps	
			$2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} ^{Note 2}		2.0	Mbps
			$\begin{array}{l} 2.4 \ V \leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \end{array}$			f _{MCK} /12 Note 1	bps
				Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} ^{Note 2}		2.0	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- 2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:
HS (high-speed main) mode:24 MHz (2.7 V \leq VDD \leq 5.5 V)16 MHz (2.4 V \leq VDD \leq 5.5 V)
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (32- to 52-pin products)/EVDD tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** V_b[V]: Communication line voltage
 - **2.** q: UART number (q = 0), g: PIM and POM number (g = 1)
 - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)



(4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(2/2)

(T₄ = –40 to +105°C, 2.4 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol		Conditions		HS (high-speed main) Mode		Unit
					MIN.	MAX.	
Transfer rate		Transmission	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V,$			Note 1	bps
			$2.7~V \leq V_b \leq 4.0~V$	Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 1.4 \text{ k}\Omega, V_b = 2.7 \text{ V}$		2.0 Note 2	Mbps
			$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V},$			Note 3	bps
			$2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega, V_b = 2.3 \text{ V}$		1.2 Note 4	Mbps
			$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V},$			Note 5	bps
			$1.6~V \leq V_b \leq 2.0~V$	Theoretical value of the maximum transfer rate		0.43 Note 6	Mbps
				$C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, V_b = 1.6 \text{ V}$			

Notes 1. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq EV_{DD} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

Maximum transfer rate = $\frac{1}{\{-C_b \times R_b \times ln (1 - \frac{2.2}{V_b})\} \times 3}$ [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \text{ [\%]}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

- 2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- **3.** The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EV_{DD} < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.
4. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.



5. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq EV_{DD} < 3.3 V and 1.6 V \leq V_b \leq 2.0 V


Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$


* This value is the theoretical value of the relative difference between the transmission and reception sides.

- **6.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 5 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance (32- to 52-pin products)/EV_{DD} tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.


UART mode connection diagram (during communication at different potential)







UART mode bit width (during communication at different potential) (reference)



 $Cb[F]: \ Communication \ line \ (TxDq) \ load \ capacitance, \ Vb[V]: \ Communication \ line \ voltage$

- **2.** q: UART number (q = 0, 1), g: PIM and POM number (g = 1)
- fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))



(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

($T_{A} = -40$ to +105°C.	, 2.4 V \leq EV _{DD} = V _{DD} \leq 5.5 V, V _{SS} = EV _{SS}	= 0 V
	TA = -40 10 + 105 0	, 2.4 • <u>3</u> L • D D <u>3</u> 3.5 • , • 33 - L • 33	-0

(1/2)

Parameter	Symbol	Conditions		HS (high-speed	l main) Mode	Unit
				MIN.	MAX.	
SCKp cycle time	t ксү1	tkcy1 ≥ 4/fcLk	$4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$	600		ns
			C_b = 30 pF, R_b = 1.4 k Ω			
			$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$	600		ns
			C_b = 30 pF, R_b = 2.7 k Ω			
			$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$	2300		ns
			C_b = 30 pF, R_b = 5.5 k Ω			
SCKp high-level width	tкнı	$4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$		tксү1/2 – 150		ns
		C_b = 30 pF, R_b = 1.4 k Ω				
		$2.7 \ V \leq EV_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V,$		tксү1/2 – 340		ns
		C_b = 30 pF, R_b = 2.7 k Ω				
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$		tксү1/2 – 916		ns
		C_b = 30 pF, R_b = 5.5 k Ω				
SCKp low-level width	tĸ∟1	$4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$		tксү1/2 – 24	ns	
		C _b = 30 pF, R _b = 1.4 kΩ				
		$2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$		tксү1/2 – 36		ns
		C_b = 30 pF, R_b = 2.7 k Ω				
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V},$		tксү1/2 – 100		ns
		C _b = 30 pF, R _b = 5.5 kΩ				

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32- to 52-pin

products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC

characteristics with TTL input buffer selected.

R01DS0157EJ0210 Rev.2.10 Sep 30, 2016



(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

(2/2)


Parameter	Symbol	Conditions	HS (high-spee	ed main) Mode	Unit
			MIN.	MAX.	
SIp setup time	tsiĸ1	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$	162		ns
(to SCKp↑) ^{Note 1}		$C_{b} = 30 \text{ pF}, R_{b} = 1.4 \text{ k}\Omega$			
		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	354		ns
		C _b = 30 pF, R _b = 2.7 kΩ			
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$	958		ns
		C _b = 30 pF, R _b = 5.5 kΩ			
SIp hold time	tksi1	$4.0 \text{ V} \le EV_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le V_b \le 4.0 \text{ V},$	38		ns
(from SCKp↑) ^{Note 1}		C _b = 30 pF, R _b = 1.4 kΩ			
		$2.7 \text{ V} \le \text{EV}_{\text{DD}}$ < 4.0 V, 2.3 V $\le \text{V}_{\text{b}} \le 2.7 \text{ V}$,	38		ns
		C_b = 30 pF, R_b = 2.7 k Ω			
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$	38		ns
		C_b = 30 pF, R_b = 5.5 k Ω			
Delay time from SCKp↓ to	tkso1	$4.0 \ V \le EV_{\text{DD}} \le 5.5 \ V, \ 2.7 \ V \le V_{\text{b}} \le 4.0 \ V,$		200	ns
SOp output Note 1		C_b = 30 pF, R_b = 1.4 k Ω			
		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$		390	ns
		C_b = 30 pF, R_b = 2.7 k Ω			
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$		966	ns
		C_b = 30 pF, R_b = 2.7 k Ω			
SIp setup time	tsik1	$4.0 \ V \leq EV_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$	88		ns
(to SCKp↓) ^{Note}		C_b = 30 pF, R_b = 1.4 k Ω			
		$2.7 \text{ V} \le \text{EV}_{\text{DD}}$ < 4.0 V, 2.3 V \le V _b \le 2.7 V,	88		ns
		C_b = 30 pF, R_b = 2.7 k Ω			
		$2.4 \ V \leq EV_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V,$	220		ns
		C_b = 30 pF, R_b = 5.5 k Ω			
SIp hold time	tksi1	$4.0 \; V \leq EV_{\text{DD}} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V,$	38		ns
from SCKp↓) ^{Note 2}		C_b = 30 pF, R_b = 1.4 k Ω			
		$2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V},$	38		ns
		C_b = 30 pF, R_b = 2.7 k Ω			
		$2.4 \text{ V} \leq EV_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq V_{\text{b}} \leq 2.0 \text{ V},$	38		ns
		C_b = 30 pF, R_b = 5.5 k Ω			
Delay time from SCKp↑ to	tkso1	$4.0 \; V \leq EV_{\text{DD}} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V,$		50	ns
SOp output Note 2		C_b = 30 pF, R_b = 1.4 k Ω			
		$2.7 \ V \leq EV_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V,$		50	ns
		C_b = 30 pF, R_b = 2.7 k Ω			
		$2.4 \text{ V} \leq EV_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq V_{\text{b}} \leq 2.0 \text{ V},$		50	ns
		C_b = 30 pF, R_b = 5.5 k Ω			

(Notes, Caution and Remarks are listed on the page after the next page.)



- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - **2.** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (32- to 52-pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.


CSI mode connection diagram (during communication at different potential)




- Remarks 1. Rb[Ω]:Communication line (SCKp, SOp) pull-up resistance,


 Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))





CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)


(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	0	Conditions		ed main) Mode	Unit
				MIN.	MAX.	
SCKp cycle time Note 1	tkcy2	$4.0~V{\leq}EV_{\text{DD}}{\leq}5.5~V,$	20 MHz < fмск ≤ 24 MHz	24/f мск		ns
		$2.7V\!\le\!V_b\!\le\!4.0V$	$8 \text{ MHz} < f_{\text{MCK}} \le 20 \text{ MHz}$	20/f мск		ns
			$4 \text{ MHz} < f_{MCK} \le 8 \text{ MHz}$	16/f мск		ns
			fмск ≤ 4 MHz	12/f мск		ns
		$2.7 V \le EV_{DD} < 4.0 V$,	20 MHz < fмск ≤ 24 MHz	32/f мск		ns
		$2.3V\!\le\!V_b\!\le\!2.7V$	16 MHz < fмск ≤ 20 MHz	28/f мск		ns
			8 MHz < fмск ≤ 16 MHz	24/f мск		ns
			4 MHz < fмск ≤ 8 MHz	16/ f мск		ns
			fмск ≤4 MHz	12/ f мск		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V},$	20 MHz < fмск ≤ 24 MHz	72/f мск		ns
		$1.6 V \le V_b \le 2.0 V$	16 MHz < fмск ≤ 20 MHz	64/f мск		ns
			8 MHz < fмск ≤ 16 MHz	52/f мск		ns
			4 MHz < fмск ≤ 8 MHz	32/f мск		ns
			fмск ≤4 MHz	20/f мск		ns
SCKp high-/low-level width	tкн2, tкL2			tkcy2/2 - 24		ns
		$2.7 V \le EV_{DD} < 4.0 V,$ $2.3 V \le V_b \le 2.7 V$		tkcy2/2 - 36		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD} < 3.3 \\ 1.6 \ V \leq V_b \leq 2.0 \ V \end{array}$	V,	tkcy2/2 - 100		ns
SIp setup time (to SCKp↑) ^{Note2}	tsik2	$\begin{array}{l} 4.0 \ V \leq EV_{DD} < 5.5 \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$	V,	1/fмск + 40		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$	V,	1/fмск + 40		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD} < 3.3 \\ 1.6 \ V \leq V_b \leq 2.0 \ V \end{array}$	V,	1/fмск + 60		ns
SIp hold time (from SCKp↑) ^{Note 3}		$\begin{array}{l} 4.0 \; V \leq EV_{DD} < 5.5 \\ 2.7 \; V \leq V_b \leq 4.0 \; V \end{array}$	V,	1/fмск + 62		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$		1/fмск + 62		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$	V,	1/fмск + 62		ns
Delay time from SCKp↓ to SOp output ^{Note 4}	tkso2	$\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq 5.5 \\ C_b = 30 \ pF, \ R_b = 1.4 \end{array}$	$V, 2.7 V ≤ V_b ≤ 4.0 V,$ 4 kΩ		2/fмск + 240	ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$			2/fмск + 428	ns
		$2.4 V \le EV_{DD} < 3.3$ $C_b = 30 \text{ pF}, R_b = 5.3$	V, 1.6 V ≤ V₅ ≤ 2.0 V 5 kΩ		2/fмск + 1146	ns

(Notes, Caution and Remarks are listed on the page after the next page.)



- Notes 1. Transfer rate in the SNOOZE mode : MAX. 1 Mbps
 - **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (V_{DD} tolerance (32- to 52-pin products)/EV_{DD} tolerance (64-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.



CSI mode connection diagram (during communication at different potential)


Remarks 1. $R_b[\Omega]$:Communication line (SOp) pull-up resistance,

 $C_{b}[F]: \mbox{ Communication line (SOp) load capacitance, $V_{b}[V]: Communication line voltage}$


- **2.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1),
 - g: PIM and POM number (g = 1)
- 3. fMCK: Serial array unit operation clock frequency


(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))





CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)

3.5.2 Serial interface IICA

(1) I^2C standard mode

(TA = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	Co	nditions	HS (high-spe	ed main) Mode	Unit
				MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Standard mode:	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$	0	100	kHz
		fclk ≥ 1 MHz	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$	0	100	kHz
Setup time of restart condition	tsu:sta	$2.7 V \leq EV_{DD} \leq 5.$	5 V	4.7		μs
		$2.4 V \le EV_{DD} \le 5.$	5 V	4.7		μs
Hold time ^{Note 1}	thd:sta	$2.7 V \le EV_{DD} \le 5.$	5 V	4.0		μs
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		4.0		μs
Hold time when SCLA0 = "L"	t∟ow	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		4.7		μs
		$2.4 V \le EV_{DD} \le 5.$	5 V	4.7		μs
Hold time when SCLA0 = "H"	tнigн	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		4.0		μs
		$2.4 V \le EV_{DD} \le 5.$	5 V	4.0		μs
Data setup time (reception)	tsu:dat	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		250		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		250		ns
Data hold time (transmission) ^{Note 2}	thd:dat	$2.7 V \le EV_{DD} \le 5.$	5 V	0	3.45	μs
		$2.4 V \le EV_{DD} \le 5.$	5 V	0	3.45	μs
Setup time of stop condition	tsu:sto	$2.7 V \le EV_{DD} \le 5.$	5 V	4.0		μs
		$2.4 V \le EV_{DD} \le 5.$	5 V	4.0		μs
Bus-free time	t BUF	$2.7 V \le EV_{DD} \le 5.$	5 V	4.7		μs
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.$	5 V	4.7		μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C_b = 400 pF, R_b = 2.7 k Ω



(2) I²C fast mode

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	Co	onditions	HS (high-spee	ed main) Mode	Unit	
				MIN.	MAX.		
SCLA0 clock frequency	fscL	Fast mode:	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$	0	400	kHz	
		$f_{\text{CLK}} \geq 3.5 \; MHz$	$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$	0	400		
Setup time of restart condition	tsu:sta 2.7 V ≤ EVDD ≤ 5.5 V		5 V	0.6		μs	
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	5 V	0.6			
Hold time Note 1	thd:sta	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5$	5 V	0.6		μs	
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	5 V	0.6			
Hold time when SCLA0 = "L"	tLOW	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5$	5 V	1.3		μs	
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	$V \leq EV_{DD} \leq 5.5 V$ 1.3				
Hold time when SCLA0 = "H"	t HIGH	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$		0.6		μs	
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		0.6			
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5$	5 V	100		ns	
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$ 100					
Data hold time (transmission) ^{Note 2}	thd:dat	$2.7 V \leq EV_{DD} \leq 5.5$	5 V	0	0.9	μs	
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	$2.4 \text{ V} \leq EV_{DD} \leq 5.5 \text{ V}$		0.9		
Setup time of stop condition	tsu:sto	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	5 V	0.6		μs	
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	5 V	0.6		7	
Bus-free time	t _{BUF}	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	5 V	1.3	3		
		$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5$	5 V	1.3			

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

- 2. The maximum value (MAX.) of the is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$



3.6 Analog Characteristics

3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

		Reference Voltage	
	Reference voltage (+) = AVREFP	Reference voltage (+) = VDD	Reference voltage (+) = V _{BGR}
Input channel	Reference voltage (-) = AVREFM	Reference voltage (-) = Vss	Reference voltage (-) = AVREFM
ANIO, ANI1	-	Refer to 3.6.1 (3).	Refer to 3.6.1 (4).
ANI16 to ANI23	Refer to 3.6.1 (2).		
Internal reference voltage Temperature sensor output voltage	Refer to 3.6.1 (1) .		_

(1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : internal reference voltage, and temperature sensor output voltage

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}	$2.4 \text{ V} \leq AV_{\text{REFP}} \leq 5.5 \text{ V}$		1.2	±3.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal reference	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.5625		39	μs
		voltage, and temperature sensor output voltage (HS (high-speed main) mode) 10-bit resolution	$2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}	$1.8~V \le AV_{REFP} \le 5.5~V$			±0.25	%FSR
Full-scale error ^{Notes 1, 2}	Efs	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}	$1.8 \text{ V} \leq AV_{\text{REFP}} \leq 5.5 \text{ V}$			±0.25	%FSR
Integral linearity error	ILE	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}	$1.8 \text{ V} \leq AV_{\text{REFP}} \leq 5.5 \text{ V}$			±2.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution AV _{REFP} = V _{DD} ^{Note 3}	$1.8 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$			±1.5	LSB
Analog input voltage	0 1 0		nternal reference voltage 2.4 V \leq VDD \leq 5.5 V, HS (high-speed main) mode)		V _{BGR} Note 4		
		Temperature sensor output volt (2.4 V \leq VDD \leq 5.5 V, HS (high-	0	VTMPS25 Note 4			V

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, 2.4 \text{ V} \le \text{AV}_{REFP} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{REFP}, \text{Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V})$

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When AV_{REFP} < V_{DD}, the MAX. values are as follows. Overall error: Add ±1.0 LSB to the MAX. value when AV_{REFP} = V_{DD}. Zero-scale error/Full-scale error: Add ±0.05%FSR to the MAX. value when AV_{REFP} = V_{DD}. Integral linearity error/ Differential linearity error: Add ±0.5 LSB to the MAX. value when AV_{REFP} = V_{DD}.
- 4. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.

(2) When reference voltage (+) = AV_{REFP}/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AV_{REFM}/ANI1 (ADREFM = 1), target pin : ANI16 to ANI23

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, 2.4 \text{ V} \le \text{AV}_{REFP} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{REFP}, \text{Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V})$

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} ^{Note 3}	$2.4~V \leq AV_{REFP} \leq 5.5~V$		1.2	±5.0	LSB
Conversion time tconv	t CONV	10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.125		39	μs
		$AV_{REFP} = EV_{DD} = V_{DD}^{Note 3}$	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.1875		39	μs
			$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} ^{Note 3}	$2.4~V \leq AV_{\text{REFP}} \leq 5.5~V$			±0.35	%FSR
Full-scale error ^{Notes 1, 2}	Efs	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} ^{Note 3}	$2.4~V \leq AV_{\text{REFP}} \leq 5.5~V$			±0.35	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} ^{Note 3}	$2.4~V \le AV_{REFP} \le 5.5~V$			±3.5	LSB
Differential linearity error	DLE	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} ^{Note 3}	$2.4~V \leq AV_{REFP} \leq 5.5~V$			±2.0	LSB
Analog input voltage	Vain	ANI16 to ANI23		0		AVREFP and EVDD	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When $AV_{REFP} < EV_{DD} = V_{DD}$, the MAX. values are as follows.

Overall error: Add \pm 4.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add $\pm 0.20\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}.

Integral linearity error/ Differential linearity error: Add ± 2.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.



(3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V_{ss} (ADREFM = 0), target pin : ANI0, ANI1, ANI16 to ANI23, internal reference voltage, and temperature sensor output voltage

Parameter	Symbol	Condition	s	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		1.2	±7.0	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.125		39	μs
			$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.1875		39	μs
			$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	17		39	μs
		10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal reference	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.5625		39	μs
		voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			±0.60	%FSR
Full-scale error ^{Notes 1, 2}	Ers	10-bit resolution	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			±4.0	LSB
Differential linearity error	DLE	10-bit resolution	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			±2.0	LSB
Analog input voltage	VAIN	ANIO, ANI1		0		Vdd	V
		ANI16 to ANI23		0		EVDD	V
		Internal reference voltage output (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-s)	V _{BGR} Note 3			V	
		Temperature sensor output volt (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-spectrum)	V _{TMPS25} Note 3			V	

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = \text{V}_{\text{DD}}, \text{Reference voltage (-)} = \text{V}_{\text{SS}})$

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI0, ANI16 to ANI23

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{\text{BGR}}^{\text{Note 3}}, \text{ Reference voltage (-)} = \text{AV}_{\text{REFM}}^{\text{Note 4}} = 0 \text{ V}, \text{ HS (high-speed main) mode)}$

Parameter	Symbol	Cond	MIN.	TYP.	MAX.	Unit	
Resolution	RES				8		bit
Conversion time	tconv	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	$2.4~\text{V} \leq \text{V}\text{DD} \leq 5.5~\text{V}$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		VBGR Note 3	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.
- **4.** When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the MAX. value when reference voltage (–) = AV_{REFM}. Integral linearity error: Add ± 0.5 LSB to the MAX. value when reference voltage (–) = AV_{REFM}. Differential linearity error: Add ± 0.2 LSB to the MAX. value when reference voltage (–) = AV_{REFM}.



3.6.2 Temperature sensor/internal reference voltage characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tамр		5			μs


$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{ss}} = 0 \text{ V}, \text{HS (high-speed main) mode)}$

3.6.3 POR circuit characteristics

(T_A = -40 to +105°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time		1.51	1.57	V
	VPDR	Power supply fall time	1.44	1.50	1.56	V
Minimum pulse width	Tpw		300			μs

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





3.6.4 LVD circuit characteristics

(TA = -40 to +105°C, VPDR \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVD0	Power supply rise time	3.90	4.06	4.22	V
voltage			Power supply fall time	3.83	3.98	4.13	V
		VLVD1	Power supply rise time	3.60	3.75	3.90	V
			Power supply fall time	3.53	3.67	3.81	V
		VLVD2	Power supply rise time	3.01	3.13	3.25	V
			Power supply fall time	2.94	3.06	3.18	V
		VLVD3	Power supply rise time	2.90	3.02	3.14	V
		Power supply fall time	2.85	2.96	3.07	V	
		VLVD4	Power supply rise time	2.81	2.92	3.03	V
			Power supply fall time	2.75	2.86	2.97	V
		VLVD5	Power supply rise time	2.70	2.81	2.92	V
			Power supply fall time	2.64	2.75	2.86	V
		VLVD6	Power supply rise time	2.61	2.71	2.81	V
			Power supply fall time	2.55	2.65	2.75	V
		VLVD7	Power supply rise time	2.51	2.61	2.71	V
			Power supply fall time	2.45	2.55	2.65	V
Minimum pu	Ilse width	t∟w		300			μs
Detection d	elay time					300	μs

LVD Detection Voltage of Interrupt & Reset Mode

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, V_{PDR} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, V_{SS} = EV_{SS} = 0 \text{ V})$

Parameter	Symbol	Cor	ditions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	VLVDD0	VPOC2, VPOC1, VPOC0 = 0, 1, 1,	POC2, VPOC1, VPOC0 = 0, 1, 1, falling reset voltage			2.86	V
mode	VLVDD1	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.81	2.92	3.03	V
			Falling interrupt voltage	2.75	2.86	2.97	V
	VLVDD2	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.90	3.02	3.14	V
			Falling interrupt voltage	2.85	2.96	3.07	V
	VLVDD3	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.90	4.06	4.22	V
			Falling interrupt voltage	3.83	3.98	4.13	V

3.6.5 Power supply voltage rising slope characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 31.4 AC Characteristics.

3.7 LCD Characteristics

3.7.1 Resistance division method

(1) Static display mode

$(T_A = -40 \text{ to } +105^{\circ}C, V_{L4} \text{ (MIN.)} \le V_{DD}^{Note} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.0		Vdd	V

Note Must be 2.4 V or higher.

(2) 1/2 bias method, 1/4 bias method

(TA = -40 to +105°C, VL4 (MIN.) \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.7		VDD	V

(3) 1/3 bias method

(TA = -40 to +105°C, VL4 (MIN.) \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.5		Vdd	V



3.7.2 Internal voltage boosting method

(1) 1/3 bias method

(T_A = -40 to +105°C, 2.4 V \leq V_DD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Cond	litions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V _{L1}	C1 to C4 ^{Note 1}	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 <i>µ</i> F	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	VL2	C1 to C4 ^{Note 1} =	0.47 <i>μ</i> F	2 V∟1 –0.1	2 VL1	2 V _{L1}	V
Tripler output voltage	VL4	C1 to C4 ^{Note 1} =	: 0.47 <i>μ</i> F	3 V∟1 0.15	3 VL1	3 VL1	V
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait time ^{Note 3}	tvwait2	C1 to C4 ^{Note 1} =	0.47 <i>μ</i> F	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between $V_{\mbox{\tiny L1}}$ and GND

C3: A capacitor connected between $V_{\mbox{\tiny L2}}$ and GND

C4: A capacitor connected between $V_{{\mbox{\tiny L4}}}$ and GND

C1 = C2 = C3 = C4 = 0.47 μ F \pm 30%

2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).

3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

(2) 1/4 bias method

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1 Note 4	C1 to C5 ^{Note 1}	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 <i>µ</i> F	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	VL2	C1 to C5 ^{Note 1} =	0.47 <i>μ</i> F	2 V _{L1} -0.08	2 VL1	2 VL1	V
Tripler output voltage	VL3	C1 to C5 ^{Note 1} =	0.47 <i>μ</i> F	$3 V_{L1} - 0.12$	3 VL1	3 VL1	V
Quadruply output voltage	VL4 Note 4	C1 to C5 ^{Note 1} =	0.47 μF	$4 V_{L1} - 0.16$	4 VL1	4 VL1	V
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait time ^{Note 3}	tvwait2	C1 to C5 ^{Note 1} =	0.47 <i>μ</i> F	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

- C2: A capacitor connected between V_{L1} and GND
- C3: A capacitor connected between VL2 and GND
- C4: A capacitor connected between $V_{\mbox{\tiny L3}}$ and GND
- C5: A capacitor connected between $V_{{\scriptscriptstyle L4}}$ and GND
- $C1 = C2 = C3 = C4 = C5 = 0.47 \,\mu\text{F}{\pm}30\%$
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).
- **4.** VL4 must be 5.5 V or lower.



3.7.3 Capacitor split method

1/3 bias method

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V _{L4} voltage	VL4	C1 to C4 = 0.47 μ F ^{Note 2}		Vdd		V
V∟₂ voltage	Vl2	C1 to C4 = 0.47 μ F ^{Note 2}	2/3 V _{L4} - 0.1	2/3 VL4	2/3 V∟₄ + 0.1	V
V _{L1} voltage	VL1	C1 to C4 = 0.47 μ F ^{Note 2}	1/3 V∟₄ – 0.1	1/3 VL4	1/3 V∟₄ + 0.1	V
Capacitor split wait time ^{Note 1}	tvwait		100			ms

- Notes 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).
 - 2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between $V_{\mbox{\tiny L1}}$ and GND

C3: A capacitor connected between $V_{\mbox{\tiny L2}}$ and GND

C4: A capacitor connected between $V_{\mbox{\tiny L4}}$ and GND

C1 = C2 = C3 = C4 = 0.47 μ F \pm 30%




<R> 3.8 RAM Data Retention Characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 ^{Note}		5.5	V

<R> Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



3.9 Flash Memory Programming Characteristics

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
	System clock frequency	fclk	$1.8~V \leq V_{DD} \leq 5.5~V$	1		24	MHz
<r></r>	Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years $T_A = 85^{\circ}C^{Note 4}$	1,000			Times
<r></r>	Number of data flash rewrites Notes 1, 2, 3		Retained for 1 year $T_A = 25^{\circ}C^{Note 4}$		1,000,000		
<r></r>			Retained for 5 years $T_A = 85^{\circ}C^{Note 4}$	100,000			
<r></r>			Retained for 20 years $T_A = 85^{\circ}C^{Note 4}$	10,000			

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.

The retaining years are until next rewrite after the rewrite.

- 2. When using flash memory programmer and Renesas Electronics self programming library
- 3. This characteristic indicates the flash memory characteristic and based on Renesas Electronics reliability test.

4. This temperature is the average value at which data are retained.

3.10 Dedicated Flash Memory Programmer Communication (UART)

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During flash memory programming	115,200		1,000,000	bps

<R>




4. PACKAGE DRAWINGS

4.1 32-pin Products

R5F10RB8AFP, R5F10RBAAFP, R5F10RBCAFP R5F10RB8GFP, R5F10RBAGFP, R5F10RBCGFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP32-7x7-0.80	PLQP0032GB-A	P32GA-80-GBT-1	0.2



NOTE

1.Dimensions "%1" and "%2" do not include mold flash.

2.Dimension "%3" does not include trim offset.

е

х

у

0.80


0.20



4.2 44-pin Products

R5F10RF8AFP, R5F10RFAAFP, R5F10RFCAFP R5F10RF8GFP, R5F10RFAGFP, R5F10RFCGFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP44-10x10-0.80	PLQP0044GC-A	P44GB-80-UES-2	0.36



NOTE

Each lead centerline is located within 0.20 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

у

ZD

ZE

0.10


1.00



4.3 48-pin Products

R5F10RG8AFB, R5F10RGAAFB, R5F10RGCAFB R5F10RG8GFB, R5F10RGAGFB, R5F10RGCGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP48-7x7-0.50	PLQP0048KF-A	P48GA-50-8EU-1	0.16



NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.


ΖE



4.4 52-pin Products

R5F10RJ8AFA, R5F10RJAAFA, R5F10RJCAFA R5F10RJ8GFA, R5F10RJAGFA, R5F10RJCGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP52-10x10-0.65	PLQP0052JA-A	P52GB-65-GBS-1	0.3



2.Dimension "X3" does not include trim offset.

© 2012 Renesas Electronics Corporation. All rights reserved.

е


x y 0.65



4.5 64-pin Products

R5F10RLAAFA, R5F10RLCAFA R5F10RLAGFA, R5F10RLCGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP64-12x12-0.65	PLQP0064JA-A	P64GK-65-UET-2	0.51




Each lead centerline is located within 0.13 mm of its true position at maximum material condition.

© 2012 Renesas Electronics Corporation. All rights reserved.



R5F10RLAAFB, R5F10RLCAFB R5F10RLAGFB, R5F10RLCGFB



Each lead centerline is located within 0.08 mm of its true position at maximum material condition.


©2012 Renesas Electronics Corporation. All rights reserved.





R5F10RLAANB, R5F10RLCANB R5F10RLAGNB, R5F10RLCGNB


<r></r>	JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
	P-HWQFN64-8x8-0.40	PWQN0064LA-A	P64K8-40-9B5-4	0.16

Unit: mm









Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	7.95	8.00	8.05
E	7.95	8.00	8.05
A	_		0.80
A ₁	0.00		—
b	0.17	0.20	0.23
е	—	0.40	—
Lp	0.30	0.40	0.50
х	_		0.05
у	_		0.05
ZD	_	1.00	—
ZE	_	1.00	—
C2	0.15	0.20	0.25
D ₂	_	6.50	—
E ₂	_	6.50	—

© 2015 Renesas Electronics Corporation. All rights reserved.



Revision History

RL78/L12 Datasheet

			Description		
Rev.	Date	Page	Summary		
0.01	Feb 20, 2012	-	First Edition issued		
0.02	Sep 26, 2012	7, 8	Modification of caution 2 in 1.3.5 64-pin products		
		15	Modification of I/O port in 1.6 Outline of Functions		
		-	Modification of 2. ELECTRICAL SPECIFICATIONS (TARGET)		
		-	Update of package drawings in 3. PACKAGE DRAWINGS		
1.00	Jan 31, 2013	11 to 15	Modification of 1.5 Block Diagram		
		16	Modification of Note 2 in 1.6 Outline of Functions		
		17	Modification of 1.6 Outline of Functions		
		-	Deletion of target in 2. ELECTRICAL SPECIFICATIONS		
		18	Addition of caution 2 to 2. ELECTRICAL SPECIFICATIONS		
		19	Addition of description, note 3, and remark 2 to 2.1 Absolute Maximum Ratings		
		20	Modification of description and addition of note to 2.1 Absolute Maximum Ratings		
		22, 23	Modification of 2.2 Oscillator Characteristics		
		30	Modification of notes 1 to 4 in 2.3.2 Supply current characteristics		
		32	Modification of notes 1, 3 to 6, 8 in 2.3.2 Supply current characteristics		
		34	Modification of notes 7, 9, 11, and addition of notes 8, 12 to 2.3.2 Supply current		
			characteristics		
		36	Addition of description to 2.4 AC Characteristics		
		38, 40 to	Modification of 2.5.1 Serial array unit		
		42, 44 to			
		46, 48 to			
		52, 54, 55			
	57, 58	Modification of 2.5.2 Serial interface IICA			
62 64 69 69		62	Modification of 2.6.2 Temperature sensor/internal reference voltage characteristics		
		64	Addition of note and caution in 2.6.5 Supply voltage rise time		
		69	Modification of 2.8 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics		
		69	Modification of conditions in 2.9 Timing Specs for Switching Flash Memory Programming Modes		
		70	Modification of 2.10 Timing Specifications for Switching Flash Memory		
			Programming Modes		
2.00	Jan 10, 2014	1	Modification of 1.1 Features		
		3	Modification of Figure 1-1		
		4	Modification of part number, note, and caution		
		5 to 10	Deletion of COMEXP pin in 1.3.1 to 1.3.5.		
		11	Modification of description in 1.4 Pin Identification		
		12 to 16	Deletion of COMEXP pin in 1.5.1 to 1.5.5		
		17	Modification of table and note 2 in 1.6 Outline of Functions		
		20	Modification of description in Absolute Maximum Ratings ($T_A = 25^{\circ}C$) (1/3)		
		21	Modification of description and note 2 in Absolute Maximum Ratings ($T_A = 25^{\circ}C$) (2/3)		
		23	Modification of table, note, caution, and remark in 2.2.1 X1, XT1 oscillator characteristics		
		23	Modification of table in 2.2.2 On-chip oscillator characteristics		
		24	Modification of table, notes 2 and 3 in 2.3.1 Pin characteristics (1/5)		
		25	Modification of notes 1 and 3 in 2.3.1 Pin characteristics (2/5)		
		30	Modification of notes 1 and 4 in 2.3.2 Supply current characteristics (1/3)		
		31, 32	Modification of table, notes 1, 5, and 6 in 2.3.2 Supply current characteristics (2/3)		
		33, 34	Modification of table, notes 1, 3, 4, and 5 to 10 in 2.3.2 Supply current characteristics (3/3)		

			Description		
Rev.	Date	Page	Summary		
2.00	Jan 10, 2014	35	Modification of table in 2.4 AC Characteristics		
		36	Addition of Minimum Instruction Execution Time during Main System Clock Operation		
		37	Modification of AC Timing Test Points and External System Clock Timing		
		39	Modification of AC Timing Test Points		
		39	Modification of description, notes 1 and 2 in (1) During communication at same potential (UART mode)		
		41, 42	Modification of description, remark 2 in (2) During communication at same potential (CSI mode)		
		42, 43	Modification of description in (3) During communication at same potential (CSI mode)		
		45	Modification of description, notes 1 and 3, and remark 3 in (4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)		
		46, 48	Modification of description, and remark 3 in (4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)		
		49, 50	Modification of table, and note 1, caution, and remark 3 in (5) Communication at different potential (2.5 V, 3 V) (CSI mode)		
		51	Modification of table and note in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (1/3)		
		52	Modification of table and notes 1 to 3 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (2/3)		
		53, 54	Modification of table, note 3, and remark 3 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (3/3)		
		56	Modification of table in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/2)		
		57	Modification of table in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/2)		
		59, 60	Addition of (1) I ² C standard mode		
		61	Addition of (2) I ² C fast mode		
		62	Addition of (3) I ² C fast mode plus		
		63	Addition of table in 2.6.1 A/D converter characteristics		
		63, 64	Modification of description and notes 3 to 5 in 2.6.1 (1)		
		65	Modification of description, notes 3 and 4 in 2.6.1 (2)		
		66	Modification of description, notes 3 and 4 in 2.6.1 (3)		
		67	Modification of description, notes 3 and 4 in 2.6.1 (4)		
		67	Modification of the table in 2.6.2 Temperature sensor/internal reference voltage characteristics		
		68	Modification of the table and note in 2.6.3 POR circuit characteristics		
		70	Modification of the table of LVD Detection Voltage of Interrupt & Reset Mode		
		70	Modification from VDD rise slope to Power supply voltage rising slope in 2.6.5 Supply voltage rise time		
		75	Modification of description in 2.10 Dedicated Flash Memory Programmer Communication (UART)		
		76	Modification of the figure in 2.11 Timing Specifications for Switching Flash Memory Programming Modes		
		77 to 126	Addition of products for industrial applications (G: T _A = -40 to +105°C)		
		127 to 133	Addition of product names for industrial applications (G: $T_A = -40$ to $+105^{\circ}C$)		
2.10	Sep 30, 2016	5	Modification of pin configuration in 1.3.1 32-pin products		
		6	Modification of pin configuration in 1.3.2 44-pin products		
		7	Modification of pin configuration in 1.3.3 48-pin products		
		8	Modification of pin configuration in 1.3.4 52-pin products		
		9, 10 17	Modification of pin configuration in 1.3.5 64-pin products		
		17 74	Modification of description of main system clock in 1.6 Outline of Functions		
		74	Modification of title of 2.8 RAM Data Retention Characteristics, Note, and figure Modification of table of 2.9 Flash Memory Programming Characteristics		
		123	Modification of title of 3.8 RAM Data Retention Characteristics, Note, and figure		
		123	Modification of table of 3.9 Flash Memory Programming Characteristics and addition of Note 4		
		131	Modification of 4.5 64-pin Products		
		151			

The mark "<R>" shows major revised points. The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

Notice 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits software or information 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product. 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc. Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics. 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations. 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics

products.

11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information.

RENESAS

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 **Renesas Electronics Europe Limited** Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +88-10-8235-1155, Fax: +88-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tei: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Non-case Lectronics nong roug Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +55-631-30200, Fax: +65-6213-0300 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207. Block B. Menara Amcorp. Amco Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141